\n
address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection : not protected
PV Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PV0 : PV0
bits : 0 - 0 (1 bit)
access : read-write
PV1 : PV1
bits : 1 - 1 (1 bit)
access : read-write
PV2 : PV2
bits : 2 - 2 (1 bit)
access : read-write
PV3 : PV3
bits : 3 - 3 (1 bit)
access : read-write
PV Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PV0OD : PV0OD
bits : 0 - 0 (1 bit)
access : read-write
PV1OD : PV1OD
bits : 1 - 1 (1 bit)
access : read-write
PV2OD : PV2OD
bits : 2 - 2 (1 bit)
access : read-write
PV3OD : PV3OD
bits : 3 - 3 (1 bit)
access : read-write
PV Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PV0UP : PV0UP
bits : 0 - 0 (1 bit)
access : read-write
PV1UP : PV1UP
bits : 1 - 1 (1 bit)
access : read-write
PV2UP : PV2UP
bits : 2 - 2 (1 bit)
access : read-write
PV3UP : PV3UP
bits : 3 - 3 (1 bit)
access : read-write
PV Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PV0DN : PV0DN
bits : 0 - 0 (1 bit)
access : read-write
PV1DN : PV1DN
bits : 1 - 1 (1 bit)
access : read-write
PV2DN : PV2DN
bits : 2 - 2 (1 bit)
access : read-write
PV3DN : PV3DN
bits : 3 - 3 (1 bit)
access : read-write
PV Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PV0IE : PV0IE
bits : 0 - 0 (1 bit)
access : read-write
PV1IE : PV1IE
bits : 1 - 1 (1 bit)
access : read-write
PV2IE : PV2IE
bits : 2 - 2 (1 bit)
access : read-write
PV3IE : PV3IE
bits : 3 - 3 (1 bit)
access : read-write
PV Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PV0C : PV0C
bits : 0 - 0 (1 bit)
access : read-write
PV1C : PV1C
bits : 1 - 1 (1 bit)
access : read-write
PV2C : PV2C
bits : 2 - 2 (1 bit)
access : read-write
PV3C : PV3C
bits : 3 - 3 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.