\n
address_offset : 0x0 Bytes (0x0)
size : 0x60 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x60 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x80 Bytes (0x0)
size : 0x58 byte (0x0)
mem_usage : registers
protection : not protected
AD Conversion Clock Setting Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADCLK : ADCLK
bits : 0 - 2 (3 bit)
access : read-write
TSH : TSH
bits : 3 - 6 (4 bit)
access : read-write
AD Monitoring Setting Register 0
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REGS0 : REGS0
bits : 0 - 3 (4 bit)
access : read-write
ADBIG0 : ADBIG0
bits : 4 - 4 (1 bit)
access : read-write
CMP0EN : CMP0EN
bits : 7 - 7 (1 bit)
access : read-write
CMPCNT0 : CMPCNT0
bits : 8 - 11 (4 bit)
access : read-write
AD Monitoring Setting Register 1
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
REGS1 : REGS1
bits : 0 - 3 (4 bit)
access : read-write
ADBIG1 : ADBIG1
bits : 4 - 4 (1 bit)
access : read-write
CMP1EN : CMP1EN
bits : 7 - 7 (1 bit)
access : read-write
CMPCNT1 : CMPCNT1
bits : 9 - 12 (4 bit)
access : read-write
AD Conversion Result Comparison Register 0
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AD0CMP : AD0CMP
bits : 4 - 15 (12 bit)
access : read-write
AD Conversion Result Comparison Register 1
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AD1CMP : AD1CMP
bits : 4 - 15 (12 bit)
access : read-write
AD Conversion Result Register 00
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR0RF : ADR0RF
bits : 0 - 0 (1 bit)
access : read-only
OVR0 : OVR0
bits : 1 - 1 (1 bit)
access : read-only
ADR0 : ADR0
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 01
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR1RF : ADR1RF
bits : 0 - 0 (1 bit)
access : read-only
OVR1 : OVR1
bits : 1 - 1 (1 bit)
access : read-only
ADR1 : ADR1
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 02
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR2RF : ADR2RF
bits : 0 - 0 (1 bit)
access : read-only
OVR2 : OVR2
bits : 1 - 1 (1 bit)
access : read-only
ADR2 : ADR2
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 03
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR3RF : ADR3RF
bits : 0 - 0 (1 bit)
access : read-only
OVR3 : OVR3
bits : 1 - 1 (1 bit)
access : read-only
ADR3 : ADR3
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 04
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR4RF : ADR4RF
bits : 0 - 0 (1 bit)
access : read-only
OVR4 : OVR4
bits : 1 - 1 (1 bit)
access : read-only
ADR4 : ADR4
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 05
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR5RF : ADR5RF
bits : 0 - 0 (1 bit)
access : read-only
OVR5 : OVR5
bits : 1 - 1 (1 bit)
access : read-only
ADR5 : ADR5
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 06
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR6RF : ADR6RF
bits : 0 - 0 (1 bit)
access : read-only
OVR6 : OVR6
bits : 1 - 1 (1 bit)
access : read-only
ADR6 : ADR6
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 07
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR7RF : ADR7RF
bits : 0 - 0 (1 bit)
access : read-only
OVR7 : OVR7
bits : 1 - 1 (1 bit)
access : read-only
ADR7 : ADR7
bits : 4 - 15 (12 bit)
access : read-only
AD Mode Control Register 0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADSS : ADSS
bits : 0 - 0 (1 bit)
access : write-only
DACON : DACON
bits : 1 - 1 (1 bit)
access : read-write
AD Conversion Result Register 08
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR8RF : ADR8RF
bits : 0 - 0 (1 bit)
access : read-only
OVR8 : OVR8
bits : 1 - 1 (1 bit)
access : read-only
ADR8 : ADR8
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 09
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR9RF : ADR9RF
bits : 0 - 0 (1 bit)
access : read-only
OVR9 : OVR9
bits : 1 - 1 (1 bit)
access : read-only
ADR9 : ADR9
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 10
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR10RF : ADR10RF
bits : 0 - 0 (1 bit)
access : read-only
OVR10 : OVR10
bits : 1 - 1 (1 bit)
access : read-only
ADR10 : ADR10
bits : 4 - 15 (12 bit)
access : read-only
AD Conversion Result Register 11
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR11RF : ADR11RF
bits : 0 - 0 (1 bit)
access : read-only
OVR11 : OVR11
bits : 1 - 1 (1 bit)
access : read-only
ADR11 : ADR11
bits : 4 - 15 (12 bit)
access : read-only
PMD Trigger Program Number Select Register 0
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PMDS0 : PMDS0
bits : 0 - 2 (3 bit)
access : read-write
PENS0 : PENS0
bits : 7 - 7 (1 bit)
access : read-write
PMD Trigger Program Number Select Register 1
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PMDS1 : PMDS1
bits : 0 - 2 (3 bit)
access : read-write
PENS1 : PENS1
bits : 7 - 7 (1 bit)
access : read-write
PMD Trigger Program Number Select Register 2
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PMDS2 : PMDS2
bits : 0 - 2 (3 bit)
access : read-write
PENS2 : PENS2
bits : 7 - 7 (1 bit)
access : read-write
PMD Trigger Program Number Select Register 3
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PMDS3 : PMDS3
bits : 0 - 2 (3 bit)
access : read-write
PENS3 : PENS3
bits : 7 - 7 (1 bit)
access : read-write
AD Mode Control Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADAS : ADAS
bits : 0 - 0 (1 bit)
access : read-write
ADEN : ADEN
bits : 7 - 7 (1 bit)
access : read-write
PMD Trigger Interrupt Select Register 0
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSEL0 : INTSEL0
bits : 0 - 1 (2 bit)
access : read-write
PMD Trigger Interrupt Select Register 1
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSEL1 : INTSEL1
bits : 0 - 1 (2 bit)
access : read-write
PMD Trigger Interrupt Select Register 2
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSEL2 : INTSEL2
bits : 0 - 1 (2 bit)
access : read-write
PMD Trigger Interrupt Select Register 3
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSEL3 : INTSEL3
bits : 0 - 1 (2 bit)
access : read-write
PMD Trigger Interrupt Select Register 4
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSEL4 : INTSEL4
bits : 0 - 1 (2 bit)
access : read-write
PMD Trigger Interrupt Select Register 5
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INTSEL5 : INTSEL5
bits : 0 - 1 (2 bit)
access : read-write
PMD Trigger Program Setting Register 0
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSP00 : AINSP00
bits : 0 - 4 (5 bit)
access : read-write
ENSP00 : ENSP00
bits : 7 - 7 (1 bit)
access : read-write
AINSP01 : AINSP01
bits : 8 - 12 (5 bit)
access : read-write
ENSP01 : ENSP01
bits : 15 - 15 (1 bit)
access : read-write
AINSP02 : AINSP02
bits : 16 - 20 (5 bit)
access : read-write
ENSP02 : ENSP02
bits : 23 - 23 (1 bit)
access : read-write
AINSP03 : AINSP03
bits : 24 - 28 (5 bit)
access : read-write
ENSP03 : ENSP03
bits : 31 - 31 (1 bit)
access : read-write
PMD Trigger Program Setting Register 1
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSP10 : AINSP10
bits : 0 - 4 (5 bit)
access : read-write
ENSP10 : ENSP10
bits : 7 - 7 (1 bit)
access : read-write
AINSP11 : AINSP11
bits : 8 - 12 (5 bit)
access : read-write
ENSP11 : ENSP11
bits : 15 - 15 (1 bit)
access : read-write
AINSP12 : AINSP12
bits : 16 - 20 (5 bit)
access : read-write
ENSP12 : ENSP12
bits : 23 - 23 (1 bit)
access : read-write
AINSP13 : AINSP13
bits : 24 - 28 (5 bit)
access : read-write
ENSP13 : ENSP13
bits : 31 - 31 (1 bit)
access : read-write
PMD Trigger Program Setting Register 2
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSP20 : AINSP20
bits : 0 - 4 (5 bit)
access : read-write
ENSP20 : ENSP20
bits : 7 - 7 (1 bit)
access : read-write
AINSP21 : AINSP21
bits : 8 - 12 (5 bit)
access : read-write
ENSP21 : ENSP21
bits : 15 - 15 (1 bit)
access : read-write
AINSP22 : AINSP22
bits : 16 - 20 (5 bit)
access : read-write
ENSP22 : ENSP22
bits : 23 - 23 (1 bit)
access : read-write
AINSP23 : AINSP23
bits : 24 - 28 (5 bit)
access : read-write
ENSP23 : ENSP23
bits : 31 - 31 (1 bit)
access : read-write
PMD Trigger Program Setting Register 3
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSP30 : AINSP30
bits : 0 - 4 (5 bit)
access : read-write
ENSP30 : ENSP30
bits : 7 - 7 (1 bit)
access : read-write
AINSP31 : AINSP31
bits : 8 - 12 (5 bit)
access : read-write
ENSP31 : ENSP31
bits : 15 - 15 (1 bit)
access : read-write
AINSP32 : AINSP32
bits : 16 - 20 (5 bit)
access : read-write
ENSP32 : ENSP32
bits : 23 - 23 (1 bit)
access : read-write
AINSP33 : AINSP33
bits : 24 - 28 (5 bit)
access : read-write
ENSP33 : ENSP33
bits : 31 - 31 (1 bit)
access : read-write
PMD Trigger Program Setting Register 4
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSP40 : AINSP40
bits : 0 - 4 (5 bit)
access : read-write
ENSP40 : ENSP40
bits : 7 - 7 (1 bit)
access : read-write
AINSP41 : AINSP41
bits : 8 - 12 (5 bit)
access : read-write
ENSP41 : ENSP41
bits : 15 - 15 (1 bit)
access : read-write
AINSP42 : AINSP42
bits : 16 - 20 (5 bit)
access : read-write
ENSP42 : ENSP42
bits : 23 - 23 (1 bit)
access : read-write
AINSP43 : AINSP43
bits : 24 - 28 (5 bit)
access : read-write
ENSP43 : ENSP43
bits : 31 - 31 (1 bit)
access : read-write
PMD Trigger Program Setting Register 5
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSP50 : AINSP50
bits : 0 - 4 (5 bit)
access : read-write
ENSP50 : ENSP50
bits : 7 - 7 (1 bit)
access : read-write
AINSP51 : AINSP51
bits : 8 - 12 (5 bit)
access : read-write
ENSP51 : ENSP51
bits : 15 - 15 (1 bit)
access : read-write
AINSP52 : AINSP52
bits : 16 - 20 (5 bit)
access : read-write
ENSP52 : ENSP52
bits : 23 - 23 (1 bit)
access : read-write
AINSP53 : AINSP53
bits : 24 - 28 (5 bit)
access : read-write
ENSP53 : ENSP53
bits : 31 - 31 (1 bit)
access : read-write
Timer Trigger Program Register 03
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINST0 : AINST0
bits : 0 - 4 (5 bit)
access : read-write
ENST0 : ENST0
bits : 7 - 7 (1 bit)
access : read-write
AINST1 : AINST1
bits : 8 - 12 (5 bit)
access : read-write
ENST1 : ENST1
bits : 15 - 15 (1 bit)
access : read-write
AINST2 : AINST2
bits : 16 - 20 (5 bit)
access : read-write
ENST2 : ENST2
bits : 23 - 23 (1 bit)
access : read-write
AINST3 : AINST3
bits : 24 - 28 (5 bit)
access : read-write
ENST3 : ENST3
bits : 31 - 31 (1 bit)
access : read-write
Timer Trigger Program Register 47
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINST4 : AINST4
bits : 0 - 4 (5 bit)
access : read-write
ENST4 : ENST4
bits : 7 - 7 (1 bit)
access : read-write
AINST5 : AINST5
bits : 8 - 12 (5 bit)
access : read-write
ENST5 : ENST5
bits : 15 - 15 (1 bit)
access : read-write
AINST6 : AINST6
bits : 16 - 20 (5 bit)
access : read-write
ENST6 : ENST6
bits : 23 - 23 (1 bit)
access : read-write
AINST7 : AINST7
bits : 24 - 28 (5 bit)
access : read-write
ENST7 : ENST7
bits : 31 - 31 (1 bit)
access : read-write
Timer Trigger Program Register 811
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINST8 : AINST8
bits : 0 - 4 (5 bit)
access : read-write
ENST8 : ENST8
bits : 7 - 7 (1 bit)
access : read-write
AINST9 : AINST9
bits : 8 - 12 (5 bit)
access : read-write
ENST9 : ENST9
bits : 15 - 15 (1 bit)
access : read-write
AINST10 : AINST10
bits : 16 - 20 (5 bit)
access : read-write
ENST10 : ENST10
bits : 23 - 23 (1 bit)
access : read-write
AINST11 : AINST11
bits : 24 - 28 (5 bit)
access : read-write
ENST11 : ENST11
bits : 31 - 31 (1 bit)
access : read-write
Software Trigger Program Register 03
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSS0 : AINSS0
bits : 0 - 4 (5 bit)
access : read-write
ENSS0 : ENSS0
bits : 7 - 7 (1 bit)
access : read-write
AINSS1 : AINSS1
bits : 8 - 12 (5 bit)
access : read-write
ENSS1 : ENSS1
bits : 15 - 15 (1 bit)
access : read-write
AINSS2 : AINSS2
bits : 16 - 20 (5 bit)
access : read-write
ENSS2 : ENSS2
bits : 23 - 23 (1 bit)
access : read-write
AINSS3 : AINSS3
bits : 24 - 28 (5 bit)
access : read-write
ENSS3 : ENSS3
bits : 31 - 31 (1 bit)
access : read-write
AD Mode Control Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADBFN : ADBFN
bits : 0 - 0 (1 bit)
access : read-only
ADSFN : ADSFN
bits : 1 - 1 (1 bit)
access : read-only
Software Trigger Program Register 47
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSS4 : AINSS4
bits : 0 - 4 (5 bit)
access : read-write
ENSS4 : ENSS4
bits : 7 - 7 (1 bit)
access : read-write
AINSS5 : AINSS5
bits : 8 - 12 (5 bit)
access : read-write
ENSS5 : ENSS5
bits : 15 - 15 (1 bit)
access : read-write
AINSS6 : AINSS6
bits : 16 - 20 (5 bit)
access : read-write
ENSS6 : ENSS6
bits : 23 - 23 (1 bit)
access : read-write
AINSS7 : AINSS7
bits : 24 - 28 (5 bit)
access : read-write
ENSS7 : ENSS7
bits : 31 - 31 (1 bit)
access : read-write
Software Trigger Program Register 811
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSS8 : AINSS8
bits : 0 - 4 (5 bit)
access : read-write
ENSS8 : ENSS8
bits : 7 - 7 (1 bit)
access : read-write
AINSS9 : AINSS9
bits : 8 - 12 (5 bit)
access : read-write
ENSS9 : ENSS9
bits : 15 - 15 (1 bit)
access : read-write
AINSS10 : AINSS10
bits : 16 - 20 (5 bit)
access : read-write
ENSS10 : ENSS10
bits : 23 - 23 (1 bit)
access : read-write
AINSS11 : AINSS11
bits : 24 - 28 (5 bit)
access : read-write
ENSS11 : ENSS11
bits : 31 - 31 (1 bit)
access : read-write
Constant Conversion Program Register 03
address_offset : 0xC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSA0 : AINSA0
bits : 0 - 4 (5 bit)
access : read-write
ENSA0 : ENSA0
bits : 7 - 7 (1 bit)
access : read-write
AINSA1 : AINSA1
bits : 8 - 12 (5 bit)
access : read-write
ENSA1 : ENSA1
bits : 15 - 15 (1 bit)
access : read-write
AINSA2 : AINSA2
bits : 16 - 20 (5 bit)
access : read-write
ENSA2 : ENSA2
bits : 23 - 23 (1 bit)
access : read-write
AINSA3 : AINSA3
bits : 24 - 28 (5 bit)
access : read-write
ENSA3 : ENSA3
bits : 31 - 31 (1 bit)
access : read-write
Constant Conversion Program Register 47
address_offset : 0xCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSA4 : AINSA4
bits : 0 - 4 (5 bit)
access : read-write
ENSA4 : ENSA4
bits : 7 - 7 (1 bit)
access : read-write
AINSA5 : AINSA5
bits : 8 - 12 (5 bit)
access : read-write
ENSA5 : ENSA5
bits : 15 - 15 (1 bit)
access : read-write
AINSA6 : AINSA6
bits : 16 - 20 (5 bit)
access : read-write
ENSA6 : ENSA6
bits : 23 - 23 (1 bit)
access : read-write
AINSA7 : AINSA7
bits : 24 - 28 (5 bit)
access : read-write
ENSA7 : ENSA7
bits : 31 - 31 (1 bit)
access : read-write
Constant Conversion Program Register 811
address_offset : 0xD0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINSA8 : AINSA8
bits : 0 - 4 (5 bit)
access : read-write
ENSA8 : ENSA8
bits : 7 - 7 (1 bit)
access : read-write
AINSA9 : AINSA9
bits : 8 - 12 (5 bit)
access : read-write
ENSA9 : ENSA9
bits : 15 - 15 (1 bit)
access : read-write
AINSA10 : AINSA10
bits : 16 - 20 (5 bit)
access : read-write
ENSA10 : ENSA10
bits : 23 - 23 (1 bit)
access : read-write
AINSA11 : AINSA11
bits : 24 - 28 (5 bit)
access : read-write
ENSA11 : ENSA11
bits : 31 - 31 (1 bit)
access : read-write
AD Mode Control Register 3
address_offset : 0xD4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PMODE : PMODE
bits : 3 - 5 (3 bit)
access : read-write
RCUT : RCUT
bits : 8 - 8 (1 bit)
access : read-write
BITS : BITS
bits : 10 - 11 (2 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.