\n

LCD

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x48 byte (0x0)
mem_usage : registers
protection : not protected

Registers

EN

BUF02

BUF03

BUF04

BUF05

BUF06

BUF07

BUF08

BUF09

BUF10

BUF11

BUF12

BUF13

CR

BUF14

BUF15

BUF00

BUF01


EN

Enable Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EN EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LEDE

LEDE : LEDE
bits : 0 - 0 (1 bit)
access : read-write


BUF02

Buffer Register 02
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF02 BUF02 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG4 SEG5

SEG4 : SEG4
bits : 0 - 3 (4 bit)
access : read-write

SEG5 : SEG5
bits : 4 - 7 (4 bit)
access : read-write


BUF03

Buffer Register 03
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF03 BUF03 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG6 SEG7

SEG6 : SEG6
bits : 0 - 3 (4 bit)
access : read-write

SEG7 : SEG7
bits : 4 - 7 (4 bit)
access : read-write


BUF04

Buffer Register 04
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF04 BUF04 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG8 SEG9

SEG8 : SEG8
bits : 0 - 3 (4 bit)
access : read-write

SEG9 : SEG9
bits : 4 - 7 (4 bit)
access : read-write


BUF05

Buffer Register 05
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF05 BUF05 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG10 SEG11

SEG10 : SEG10
bits : 0 - 3 (4 bit)
access : read-write

SEG11 : SEG11
bits : 4 - 7 (4 bit)
access : read-write


BUF06

Buffer Register 06
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF06 BUF06 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG12 SEG13

SEG12 : SEG12
bits : 0 - 3 (4 bit)
access : read-write

SEG13 : SEG13
bits : 4 - 7 (4 bit)
access : read-write


BUF07

Buffer Register 07
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF07 BUF07 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG14 SEG15

SEG14 : SEG14
bits : 0 - 3 (4 bit)
access : read-write

SEG15 : SEG15
bits : 4 - 7 (4 bit)
access : read-write


BUF08

Buffer Register 08
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF08 BUF08 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG16 SEG17

SEG16 : SEG16
bits : 0 - 3 (4 bit)
access : read-write

SEG17 : SEG17
bits : 4 - 7 (4 bit)
access : read-write


BUF09

Buffer Register 09
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF09 BUF09 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG18 SEG19

SEG18 : SEG18
bits : 0 - 3 (4 bit)
access : read-write

SEG19 : SEG19
bits : 4 - 7 (4 bit)
access : read-write


BUF10

Buffer Register 10
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF10 BUF10 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG20 SEG21

SEG20 : SEG20
bits : 0 - 3 (4 bit)
access : read-write

SEG21 : SEG21
bits : 4 - 7 (4 bit)
access : read-write


BUF11

Buffer Register 11
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF11 BUF11 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG22 SEG23

SEG22 : SEG22
bits : 0 - 3 (4 bit)
access : read-write

SEG23 : SEG23
bits : 4 - 7 (4 bit)
access : read-write


BUF12

Buffer Register 12
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF12 BUF12 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG24 SEG25

SEG24 : SEG24
bits : 0 - 3 (4 bit)
access : read-write

SEG25 : SEG25
bits : 4 - 7 (4 bit)
access : read-write


BUF13

Buffer Register 13
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF13 BUF13 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG26 SEG27

SEG26 : SEG26
bits : 0 - 3 (4 bit)
access : read-write

SEG27 : SEG27
bits : 4 - 7 (4 bit)
access : read-write


CR

Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LCDCLK SLF DUTY VFSEL CPEN EDSP

LCDCLK : LCDCLK
bits : 0 - 0 (1 bit)
access : read-write

SLF : SLF
bits : 1 - 2 (2 bit)
access : read-write

DUTY : DUTY
bits : 3 - 4 (2 bit)
access : read-write

VFSEL : VFSEL
bits : 5 - 6 (2 bit)
access : read-write

CPEN : CPEN
bits : 7 - 7 (1 bit)
access : read-write

EDSP : EDSP
bits : 8 - 8 (1 bit)
access : read-write


BUF14

Buffer Register 14
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF14 BUF14 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG28 SEG29

SEG28 : SEG28
bits : 0 - 3 (4 bit)
access : read-write

SEG29 : SEG29
bits : 4 - 7 (4 bit)
access : read-write


BUF15

Buffer Register 15
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF15 BUF15 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG30 SEG31

SEG30 : SEG30
bits : 0 - 3 (4 bit)
access : read-write

SEG31 : SEG31
bits : 4 - 7 (4 bit)
access : read-write


BUF00

Buffer Register 00
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF00 BUF00 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG0 SEG1

SEG0 : SEG0
bits : 0 - 3 (4 bit)
access : read-write

SEG1 : SEG1
bits : 4 - 7 (4 bit)
access : read-write


BUF01

Buffer Register 01
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BUF01 BUF01 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SEG2 SEG3

SEG2 : SEG2
bits : 0 - 3 (4 bit)
access : read-write

SEG3 : SEG3
bits : 4 - 7 (4 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.