\n

PAA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

OD

PUP

IE

CR

FR1


DATA

Port AA Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAA0 PAA1 PAA2 PAA3 PAA4 PAA5 PAA6 PAA7

PAA0 : PAA0
bits : 0 - 0 (1 bit)
access : read-write

PAA1 : PAA1
bits : 1 - 1 (1 bit)
access : read-write

PAA2 : PAA2
bits : 2 - 2 (1 bit)
access : read-write

PAA3 : PAA3
bits : 3 - 3 (1 bit)
access : read-write

PAA4 : PAA4
bits : 4 - 4 (1 bit)
access : read-write

PAA5 : PAA5
bits : 5 - 5 (1 bit)
access : read-write

PAA6 : PAA6
bits : 6 - 6 (1 bit)
access : read-write

PAA7 : PAA7
bits : 7 - 7 (1 bit)
access : read-write


OD

Port AA Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAA0OD PAA1OD PAA2OD PAA3OD PAA4OD PAA5OD PAA6OD PAA7OD

PAA0OD : PAA0OD
bits : 0 - 0 (1 bit)
access : read-write

PAA1OD : PAA1OD
bits : 1 - 1 (1 bit)
access : read-write

PAA2OD : PAA2OD
bits : 2 - 2 (1 bit)
access : read-write

PAA3OD : PAA3OD
bits : 3 - 3 (1 bit)
access : read-write

PAA4OD : PAA4OD
bits : 4 - 4 (1 bit)
access : read-write

PAA5OD : PAA5OD
bits : 5 - 5 (1 bit)
access : read-write

PAA6OD : PAA6OD
bits : 6 - 6 (1 bit)
access : read-write

PAA7OD : PAA7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port AA PAAll-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAA0UP PAA1UP PAA2UP PAA3UP PAA4UP PAA5UP PAA6UP PAA7UP

PAA0UP : PAA0UP
bits : 0 - 0 (1 bit)
access : read-write

PAA1UP : PAA1UP
bits : 1 - 1 (1 bit)
access : read-write

PAA2UP : PAA2UP
bits : 2 - 2 (1 bit)
access : read-write

PAA3UP : PAA3UP
bits : 3 - 3 (1 bit)
access : read-write

PAA4UP : PAA4UP
bits : 4 - 4 (1 bit)
access : read-write

PAA5UP : PAA5UP
bits : 5 - 5 (1 bit)
access : read-write

PAA6UP : PAA6UP
bits : 6 - 6 (1 bit)
access : read-write

PAA7UP : PAA7UP
bits : 7 - 7 (1 bit)
access : read-write


IE

Port AA InPAAt Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAA0IE PAA1IE PAA2IE PAA3IE PAA4IE PAA5IE PAA6IE PAA7IE

PAA0IE : PAA0IE
bits : 0 - 0 (1 bit)
access : read-write

PAA1IE : PAA1IE
bits : 1 - 1 (1 bit)
access : read-write

PAA2IE : PAA2IE
bits : 2 - 2 (1 bit)
access : read-write

PAA3IE : PAA3IE
bits : 3 - 3 (1 bit)
access : read-write

PAA4IE : PAA4IE
bits : 4 - 4 (1 bit)
access : read-write

PAA5IE : PAA5IE
bits : 5 - 5 (1 bit)
access : read-write

PAA6IE : PAA6IE
bits : 6 - 6 (1 bit)
access : read-write

PAA7IE : PAA7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port AA OutPAAt Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAA0C PAA1C PAA2C PAA3C PAA4C PAA5C PAA6C PAA7C

PAA0C : PAA0C
bits : 0 - 0 (1 bit)
access : read-write

PAA1C : PAA1C
bits : 1 - 1 (1 bit)
access : read-write

PAA2C : PAA2C
bits : 2 - 2 (1 bit)
access : read-write

PAA3C : PAA3C
bits : 3 - 3 (1 bit)
access : read-write

PAA4C : PAA4C
bits : 4 - 4 (1 bit)
access : read-write

PAA5C : PAA5C
bits : 5 - 5 (1 bit)
access : read-write

PAA6C : PAA6C
bits : 6 - 6 (1 bit)
access : read-write

PAA7C : PAA7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

Port AA Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAA0F1 PAA1F1 PAA2F1 PAA3F1 PAA4F1 PAA5F1 PAA6F1 PAA7F1

PAA0F1 : PAA0F1
bits : 0 - 0 (1 bit)
access : read-write

PAA1F1 : PAA1F1
bits : 1 - 1 (1 bit)
access : read-write

PAA2F1 : PAA2F1
bits : 2 - 2 (1 bit)
access : read-write

PAA3F1 : PAA3F1
bits : 3 - 3 (1 bit)
access : read-write

PAA4F1 : PAA4F1
bits : 4 - 4 (1 bit)
access : read-write

PAA5F1 : PAA5F1
bits : 5 - 5 (1 bit)
access : read-write

PAA6F1 : PAA6F1
bits : 6 - 6 (1 bit)
access : read-write

PAA7F1 : PAA7F1
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.