\n

PAH

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x10 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

OD

PUP

IE

CR

FR1

FR2


DATA

Port AH Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0 PAH1 PAH2 PAH3 PAH4 PAH5 PAH6 PAH7

PAH0 : PAH0
bits : 0 - 0 (1 bit)
access : read-write

PAH1 : PAH1
bits : 1 - 1 (1 bit)
access : read-write

PAH2 : PAH2
bits : 2 - 2 (1 bit)
access : read-write

PAH3 : PAH3
bits : 3 - 3 (1 bit)
access : read-write

PAH4 : PAH4
bits : 4 - 4 (1 bit)
access : read-write

PAH5 : PAH5
bits : 5 - 5 (1 bit)
access : read-write

PAH6 : PAH6
bits : 6 - 6 (1 bit)
access : read-write

PAH7 : PAH7
bits : 7 - 7 (1 bit)
access : read-write


OD

Port AH Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0OD PAH1OD PAH2OD PAH3OD PAH4OD PAH5OD PAH6OD PAH7OD

PAH0OD : PAH0OD
bits : 0 - 0 (1 bit)
access : read-write

PAH1OD : PAH1OD
bits : 1 - 1 (1 bit)
access : read-write

PAH2OD : PAH2OD
bits : 2 - 2 (1 bit)
access : read-write

PAH3OD : PAH3OD
bits : 3 - 3 (1 bit)
access : read-write

PAH4OD : PAH4OD
bits : 4 - 4 (1 bit)
access : read-write

PAH5OD : PAH5OD
bits : 5 - 5 (1 bit)
access : read-write

PAH6OD : PAH6OD
bits : 6 - 6 (1 bit)
access : read-write

PAH7OD : PAH7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port AH PAHll-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0UP PAH1UP PAH2UP PAH3UP PAH4UP PAH5UP PAH6UP PAH7UP

PAH0UP : PAH0UP
bits : 0 - 0 (1 bit)
access : read-write

PAH1UP : PAH1UP
bits : 1 - 1 (1 bit)
access : read-write

PAH2UP : PAH2UP
bits : 2 - 2 (1 bit)
access : read-write

PAH3UP : PAH3UP
bits : 3 - 3 (1 bit)
access : read-write

PAH4UP : PAH4UP
bits : 4 - 4 (1 bit)
access : read-write

PAH5UP : PAH5UP
bits : 5 - 5 (1 bit)
access : read-write

PAH6UP : PAH6UP
bits : 6 - 6 (1 bit)
access : read-write

PAH7UP : PAH7UP
bits : 7 - 7 (1 bit)
access : read-write


IE

Port AH InPAHt Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0IE PAH1IE PAH2IE PAH3IE PAH4IE PAH5IE PAH6IE PAH7IE

PAH0IE : PAH0IE
bits : 0 - 0 (1 bit)
access : read-write

PAH1IE : PAH1IE
bits : 1 - 1 (1 bit)
access : read-write

PAH2IE : PAH2IE
bits : 2 - 2 (1 bit)
access : read-write

PAH3IE : PAH3IE
bits : 3 - 3 (1 bit)
access : read-write

PAH4IE : PAH4IE
bits : 4 - 4 (1 bit)
access : read-write

PAH5IE : PAH5IE
bits : 5 - 5 (1 bit)
access : read-write

PAH6IE : PAH6IE
bits : 6 - 6 (1 bit)
access : read-write

PAH7IE : PAH7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port AH OutPAHt Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0C PAH1C PAH2C PAH3C PAH4C PAH5C PAH6C PAH7C

PAH0C : PAH0C
bits : 0 - 0 (1 bit)
access : read-write

PAH1C : PAH1C
bits : 1 - 1 (1 bit)
access : read-write

PAH2C : PAH2C
bits : 2 - 2 (1 bit)
access : read-write

PAH3C : PAH3C
bits : 3 - 3 (1 bit)
access : read-write

PAH4C : PAH4C
bits : 4 - 4 (1 bit)
access : read-write

PAH5C : PAH5C
bits : 5 - 5 (1 bit)
access : read-write

PAH6C : PAH6C
bits : 6 - 6 (1 bit)
access : read-write

PAH7C : PAH7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

Port AH Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0F1 PAH1F1 PAH2F1 PAH3F1 PAH4F1 PAH5F1 PAH6F1 PAH7F1

PAH0F1 : PAH0F1
bits : 0 - 0 (1 bit)
access : read-write

PAH1F1 : PAH1F1
bits : 1 - 1 (1 bit)
access : read-write

PAH2F1 : PAH2F1
bits : 2 - 2 (1 bit)
access : read-write

PAH3F1 : PAH3F1
bits : 3 - 3 (1 bit)
access : read-write

PAH4F1 : PAH4F1
bits : 4 - 4 (1 bit)
access : read-write

PAH5F1 : PAH5F1
bits : 5 - 5 (1 bit)
access : read-write

PAH6F1 : PAH6F1
bits : 6 - 6 (1 bit)
access : read-write

PAH7F1 : PAH7F1
bits : 7 - 7 (1 bit)
access : read-write


FR2

Port AH Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAH0F2 PAH1F2 PAH2F2 PAH3F2 PAH4F2 PAH5F2 PAH6F2 PAH7F2

PAH0F2 : PAH0F2
bits : 0 - 0 (1 bit)
access : read-write

PAH1F2 : PAH1F2
bits : 1 - 1 (1 bit)
access : read-write

PAH2F2 : PAH2F2
bits : 2 - 2 (1 bit)
access : read-write

PAH3F2 : PAH3F2
bits : 3 - 3 (1 bit)
access : read-write

PAH4F2 : PAH4F2
bits : 4 - 4 (1 bit)
access : read-write

PAH5F2 : PAH5F2
bits : 5 - 5 (1 bit)
access : read-write

PAH6F2 : PAH6F2
bits : 6 - 6 (1 bit)
access : read-write

PAH7F2 : PAH7F2
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.