\n

PAJ

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

OD

PUP

IE

CR

FR1


DATA

Port AJ Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAJ0 PAJ1 PAJ2 PAJ3 PAJ4 PAJ5 PAJ6 PAJ7

PAJ0 : PAJ0
bits : 0 - 0 (1 bit)
access : read-write

PAJ1 : PAJ1
bits : 1 - 1 (1 bit)
access : read-write

PAJ2 : PAJ2
bits : 2 - 2 (1 bit)
access : read-write

PAJ3 : PAJ3
bits : 3 - 3 (1 bit)
access : read-write

PAJ4 : PAJ4
bits : 4 - 4 (1 bit)
access : read-write

PAJ5 : PAJ5
bits : 5 - 5 (1 bit)
access : read-write

PAJ6 : PAJ6
bits : 6 - 6 (1 bit)
access : read-write

PAJ7 : PAJ7
bits : 7 - 7 (1 bit)
access : read-write


OD

Port AJ Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAJ0OD PAJ1OD PAJ2OD PAJ3OD PAJ4OD PAJ5OD PAJ6OD PAJ7OD

PAJ0OD : PAJ0OD
bits : 0 - 0 (1 bit)
access : read-write

PAJ1OD : PAJ1OD
bits : 1 - 1 (1 bit)
access : read-write

PAJ2OD : PAJ2OD
bits : 2 - 2 (1 bit)
access : read-write

PAJ3OD : PAJ3OD
bits : 3 - 3 (1 bit)
access : read-write

PAJ4OD : PAJ4OD
bits : 4 - 4 (1 bit)
access : read-write

PAJ5OD : PAJ5OD
bits : 5 - 5 (1 bit)
access : read-write

PAJ6OD : PAJ6OD
bits : 6 - 6 (1 bit)
access : read-write

PAJ7OD : PAJ7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port AJ PAJll-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAJ0UP PAJ1UP PAJ2UP PAJ3UP PAJ4UP PAJ5UP PAJ6UP PAJ7UP

PAJ0UP : PAJ0UP
bits : 0 - 0 (1 bit)
access : read-write

PAJ1UP : PAJ1UP
bits : 1 - 1 (1 bit)
access : read-write

PAJ2UP : PAJ2UP
bits : 2 - 2 (1 bit)
access : read-write

PAJ3UP : PAJ3UP
bits : 3 - 3 (1 bit)
access : read-write

PAJ4UP : PAJ4UP
bits : 4 - 4 (1 bit)
access : read-write

PAJ5UP : PAJ5UP
bits : 5 - 5 (1 bit)
access : read-write

PAJ6UP : PAJ6UP
bits : 6 - 6 (1 bit)
access : read-write

PAJ7UP : PAJ7UP
bits : 7 - 7 (1 bit)
access : read-write


IE

Port AJ InPAJt Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAJ0IE PAJ1IE PAJ2IE PAJ3IE PAJ4IE PAJ5IE PAJ6IE PAJ7IE

PAJ0IE : PAJ0IE
bits : 0 - 0 (1 bit)
access : read-write

PAJ1IE : PAJ1IE
bits : 1 - 1 (1 bit)
access : read-write

PAJ2IE : PAJ2IE
bits : 2 - 2 (1 bit)
access : read-write

PAJ3IE : PAJ3IE
bits : 3 - 3 (1 bit)
access : read-write

PAJ4IE : PAJ4IE
bits : 4 - 4 (1 bit)
access : read-write

PAJ5IE : PAJ5IE
bits : 5 - 5 (1 bit)
access : read-write

PAJ6IE : PAJ6IE
bits : 6 - 6 (1 bit)
access : read-write

PAJ7IE : PAJ7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port AJ OutPAJt Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAJ0C PAJ1C PAJ2C PAJ3C PAJ4C PAJ5C PAJ6C PAJ7C

PAJ0C : PAJ0C
bits : 0 - 0 (1 bit)
access : read-write

PAJ1C : PAJ1C
bits : 1 - 1 (1 bit)
access : read-write

PAJ2C : PAJ2C
bits : 2 - 2 (1 bit)
access : read-write

PAJ3C : PAJ3C
bits : 3 - 3 (1 bit)
access : read-write

PAJ4C : PAJ4C
bits : 4 - 4 (1 bit)
access : read-write

PAJ5C : PAJ5C
bits : 5 - 5 (1 bit)
access : read-write

PAJ6C : PAJ6C
bits : 6 - 6 (1 bit)
access : read-write

PAJ7C : PAJ7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

Port AJ Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAJ0F1 PAJ1F1 PAJ2F1 PAJ3F1 PAJ4F1 PAJ5F1 PAJ6F1 PAJ7F1

PAJ0F1 : PAJ0F1
bits : 0 - 0 (1 bit)
access : read-write

PAJ1F1 : PAJ1F1
bits : 1 - 1 (1 bit)
access : read-write

PAJ2F1 : PAJ2F1
bits : 2 - 2 (1 bit)
access : read-write

PAJ3F1 : PAJ3F1
bits : 3 - 3 (1 bit)
access : read-write

PAJ4F1 : PAJ4F1
bits : 4 - 4 (1 bit)
access : read-write

PAJ5F1 : PAJ5F1
bits : 5 - 5 (1 bit)
access : read-write

PAJ6F1 : PAJ6F1
bits : 6 - 6 (1 bit)
access : read-write

PAJ7F1 : PAJ7F1
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.