\n

RMC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x38 byte (0x0)
mem_usage : registers
protection : not protected

Registers

EN

RBUF3

RCR1

RCR2

RCR3

RCR4

RSTAT

END1

END2

END3

FSSEL

REN

RBUF1

RBUF2


EN

RMC Enable Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EN EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCEN

RMCEN : RMCEN
bits : 0 - 0 (1 bit)
access : read-write


RBUF3

RMC Receive Data Buffer Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RBUF3 RBUF3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCRBUF

RMCRBUF : RMCRBUF
bits : 0 - 7 (8 bit)
access : read-only


RCR1

RMC Receive Control Register 1
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RCR1 RCR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCLLMIN RMCLLMAX RMCLCMIN RMCLCMAX

RMCLLMIN : RMCLLMIN
bits : 0 - 7 (8 bit)
access : read-write

RMCLLMAX : RMCLLMAX
bits : 8 - 15 (8 bit)
access : read-write

RMCLCMIN : RMCLCMIN
bits : 16 - 23 (8 bit)
access : read-write

RMCLCMAX : RMCLCMAX
bits : 24 - 31 (8 bit)
access : read-write


RCR2

RMC Receive Control Register 2
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RCR2 RCR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCDMAX RMCLL RMCPHM RMCLD RMCEDIEN RMCLIEN

RMCDMAX : RMCDMAX
bits : 0 - 7 (8 bit)
access : read-write

RMCLL : RMCLL
bits : 8 - 15 (8 bit)
access : read-write

RMCPHM : RMCPHM
bits : 24 - 24 (1 bit)
access : read-write

RMCLD : RMCLD
bits : 25 - 25 (1 bit)
access : read-write

RMCEDIEN : RMCEDIEN
bits : 30 - 30 (1 bit)
access : read-write

RMCLIEN : RMCLIEN
bits : 31 - 31 (1 bit)
access : read-write


RCR3

RMC Receive Control Register 3
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RCR3 RCR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCDATL RMCDATH

RMCDATL : RMCDATL
bits : 0 - 6 (7 bit)
access : read-write

RMCDATH : RMCDATH
bits : 8 - 14 (7 bit)
access : read-write


RCR4

RMC Receive Control Register 4
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RCR4 RCR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCNC RMCPO

RMCNC : RMCNC
bits : 0 - 3 (4 bit)
access : read-write

RMCPO : RMCPO
bits : 7 - 7 (1 bit)
access : read-write


RSTAT

RMC Receive Status Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RSTAT RSTAT read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCRNUM RMCRLDR RMCEDIF RMCDMAXIF RMCLOIF RMCRLIF

RMCRNUM : RMCRNUM
bits : 0 - 6 (7 bit)
access : read-only

RMCRLDR : RMCRLDR
bits : 7 - 7 (1 bit)
access : read-only

RMCEDIF : RMCEDIF
bits : 12 - 12 (1 bit)
access : read-only

RMCDMAXIF : RMCDMAXIF
bits : 13 - 13 (1 bit)
access : read-only

RMCLOIF : RMCLOIF
bits : 14 - 14 (1 bit)
access : read-only

RMCRLIF : RMCRLIF
bits : 15 - 15 (1 bit)
access : read-only


END1

RMC Receive End Bit Number Register 1
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

END1 END1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCEND1

RMCEND1 : RMCEND1
bits : 0 - 6 (7 bit)
access : read-write


END2

RMC Receive End Bit Number Register 2
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

END2 END2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCEND2

RMCEND2 : RMCEND2
bits : 0 - 6 (7 bit)
access : read-write


END3

RMC Receive End Bit Number Register 3
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

END3 END3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCEND3

RMCEND3 : RMCEND3
bits : 0 - 6 (7 bit)
access : read-write


FSSEL

RMC Frequency Selection Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FSSEL FSSEL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCCLK

RMCCLK : RMCCLK
bits : 0 - 0 (1 bit)
access : read-write


REN

RMC Receive Enable Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REN REN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCREN

RMCREN : RMCREN
bits : 0 - 0 (1 bit)
access : read-write


RBUF1

RMC Receive Data Buffer Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RBUF1 RBUF1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCRBUF

RMCRBUF : RMCRBUF
bits : 0 - 31 (32 bit)
access : read-only


RBUF2

RMC Receive Data Buffer Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RBUF2 RBUF2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMCRBUF

RMCRBUF : RMCRBUF
bits : 0 - 31 (32 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.