\n
address_offset : 0x0 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x20 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x24 Bytes (0x0)
size : 0x54 byte (0x0)
mem_usage : registers
protection : not protected
Conversion Clock Setting Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADCLK : ADCLK
bits : 0 - 2 (3 bit)
access : read-write
ADSH : ADSH
bits : 4 - 7 (4 bit)
access : read-write
Mode Control Register3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCAN : SCAN
bits : 0 - 0 (1 bit)
access : read-write
REPEAT : REPEAT
bits : 1 - 1 (1 bit)
access : read-write
ITM : ITM
bits : 4 - 6 (3 bit)
access : read-write
Mode Control Register4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCANSTA : SCANSTA
bits : 0 - 3 (4 bit)
access : read-write
SCANAREA : SCANAREA
bits : 4 - 7 (4 bit)
access : read-write
Mode Control Register5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADBF : ADBF
bits : 0 - 0 (1 bit)
access : read-only
EOCF : EOCF
bits : 1 - 1 (1 bit)
access : read-only
HPADBF : HPADBF
bits : 2 - 2 (1 bit)
access : read-only
HPEOCF : HPEOCF
bits : 3 - 3 (1 bit)
access : read-only
Mode Control Register6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADRST : ADRST
bits : 0 - 1 (2 bit)
access : write-only
Monitoring Interrupt Control Register0
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINS0 : AINS0
bits : 0 - 3 (4 bit)
access : read-write
ADBIG0 : ADBIG0
bits : 4 - 4 (1 bit)
access : read-write
CMPCOND0 : CMPCOND0
bits : 5 - 5 (1 bit)
access : read-write
CMP0EN : CMP0EN
bits : 7 - 7 (1 bit)
access : read-write
CMPCNT0 : CMPCNT0
bits : 8 - 11 (4 bit)
access : read-write
Monitoring Interrupt Control Register1
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AINS1 : AINS1
bits : 0 - 3 (4 bit)
access : read-write
ADBIG1 : ADBIG1
bits : 4 - 4 (1 bit)
access : read-write
CMPCOND1 : CMPCOND1
bits : 5 - 5 (1 bit)
access : read-write
CMP1EN : CMP1EN
bits : 7 - 7 (1 bit)
access : read-write
CMPCNT1 : CMPCNT1
bits : 8 - 11 (4 bit)
access : read-write
Conversion Result Compare Register0
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AD0CMP : AD0CMP
bits : 0 - 11 (12 bit)
access : read-write
Conversion Result Compare Register1
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AD1CMP : AD1CMP
bits : 0 - 11 (12 bit)
access : read-write
Conversion Result Store Register0
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register1
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register2
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Mode Control Register0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
ADS : ADS
bits : 0 - 0 (1 bit)
access : write-only
HPADS : HPADS
bits : 1 - 1 (1 bit)
access : write-only
Conversion Result Store Register3
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register4
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register5
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register6
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only
ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only
INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only
Conversion Result Store Register7
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register8
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register9
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register10
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register11
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register12
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register13
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register14
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Conversion Result Store Register15
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only
ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only
ADRF_MIR : ADRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRF_MIR : ADOVRF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADR_MIR : ADR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Highest Priority Conversion Result Store Register
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
ADSPR : ADSPR
bits : 0 - 11 (12 bit)
access : read-only
ADSPRF : ADSPRF
bits : 12 - 12 (1 bit)
access : read-only
ADOVRSPF : ADOVRSPF
bits : 13 - 13 (1 bit)
access : read-only
ADSPRF_MIR : ADSPRF_MIR
bits : 16 - 16 (1 bit)
access : read-only
ADOVRSPF_MIR : ADOVRSPF_MIR
bits : 17 - 17 (1 bit)
access : read-only
ADSPR_MIR : ADSPR_MIR
bits : 20 - 31 (12 bit)
access : read-only
Mode Control Register1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADHWE : ADHWE
bits : 0 - 0 (1 bit)
access : read-write
ADHWS : ADHWS
bits : 1 - 1 (1 bit)
access : read-write
HPADHWE : HPADHWE
bits : 2 - 2 (1 bit)
access : read-write
HPADHWS : HPADHWS
bits : 3 - 3 (1 bit)
access : read-write
RCUT : RCUT
bits : 5 - 5 (1 bit)
access : read-write
I2AD : I2AD
bits : 6 - 6 (1 bit)
access : read-write
DACON : DACON
bits : 7 - 7 (1 bit)
access : read-write
Mode Control Register2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADCH : ADCH
bits : 0 - 3 (4 bit)
access : read-write
HPADCH : HPADCH
bits : 4 - 7 (4 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.