\n

PC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x10 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

OD

PUP

IE

CR

FR1

FR2


DATA

Port C Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC0 PC1 PC2 PC3 PC4 PC5

PC0 : PC0
bits : 0 - 0 (1 bit)
access : read-write

PC1 : PC1
bits : 1 - 1 (1 bit)
access : read-write

PC2 : PC2
bits : 2 - 2 (1 bit)
access : read-write

PC3 : PC3
bits : 3 - 3 (1 bit)
access : read-write

PC4 : PC4
bits : 4 - 4 (1 bit)
access : read-write

PC5 : PC5
bits : 5 - 5 (1 bit)
access : read-write


OD

Port C Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC0OD PC1OD PC2OD PC3OD PC4OD PC5OD

PC0OD : PC0OD
bits : 0 - 0 (1 bit)
access : read-write

PC1OD : PC1OD
bits : 1 - 1 (1 bit)
access : read-write

PC2OD : PC2OD
bits : 2 - 2 (1 bit)
access : read-write

PC3OD : PC3OD
bits : 3 - 3 (1 bit)
access : read-write

PC4OD : PC4OD
bits : 4 - 4 (1 bit)
access : read-write

PC5OD : PC5OD
bits : 5 - 5 (1 bit)
access : read-write


PUP

Port C Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC0UP PC1UP PC2UP PC3UP PC4UP PC5UP

PC0UP : PC0UP
bits : 0 - 0 (1 bit)
access : read-write

PC1UP : PC1UP
bits : 1 - 1 (1 bit)
access : read-write

PC2UP : PC2UP
bits : 2 - 2 (1 bit)
access : read-write

PC3UP : PC3UP
bits : 3 - 3 (1 bit)
access : read-write

PC4UP : PC4UP
bits : 4 - 4 (1 bit)
access : read-write

PC5UP : PC5UP
bits : 5 - 5 (1 bit)
access : read-write


IE

Port C Input Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC0IE PC1IE PC2IE PC3IE PC4IE PC5IE

PC0IE : PC0IE
bits : 0 - 0 (1 bit)
access : read-write

PC1IE : PC1IE
bits : 1 - 1 (1 bit)
access : read-write

PC2IE : PC2IE
bits : 2 - 2 (1 bit)
access : read-write

PC3IE : PC3IE
bits : 3 - 3 (1 bit)
access : read-write

PC4IE : PC4IE
bits : 4 - 4 (1 bit)
access : read-write

PC5IE : PC5IE
bits : 5 - 5 (1 bit)
access : read-write


CR

Port C Output Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC0C PC1C PC2C PC3C PC4C PC5C

PC0C : PC0C
bits : 0 - 0 (1 bit)
access : read-write

PC1C : PC1C
bits : 1 - 1 (1 bit)
access : read-write

PC2C : PC2C
bits : 2 - 2 (1 bit)
access : read-write

PC3C : PC3C
bits : 3 - 3 (1 bit)
access : read-write

PC4C : PC4C
bits : 4 - 4 (1 bit)
access : read-write

PC5C : PC5C
bits : 5 - 5 (1 bit)
access : read-write


FR1

Port C Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC2F1 PC3F1 PC4F1 PC5F1

PC2F1 : PC2F1
bits : 2 - 2 (1 bit)
access : read-write

PC3F1 : PC3F1
bits : 3 - 3 (1 bit)
access : read-write

PC4F1 : PC4F1
bits : 4 - 4 (1 bit)
access : read-write

PC5F1 : PC5F1
bits : 5 - 5 (1 bit)
access : read-write


FR2

Port C Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PC5F2

PC5F2 : PC5F2
bits : 5 - 5 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.