\n

PJ

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x14 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

FR3

OD

PUP

IE

CR

FR1

FR2


DATA

Port J Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ0 PJ1 PJ2 PJ3 PJ4 PJ5 PJ6 PJ7

PJ0 : PJ0
bits : 0 - 0 (1 bit)
access : read-write

PJ1 : PJ1
bits : 1 - 1 (1 bit)
access : read-write

PJ2 : PJ2
bits : 2 - 2 (1 bit)
access : read-write

PJ3 : PJ3
bits : 3 - 3 (1 bit)
access : read-write

PJ4 : PJ4
bits : 4 - 4 (1 bit)
access : read-write

PJ5 : PJ5
bits : 5 - 5 (1 bit)
access : read-write

PJ6 : PJ6
bits : 6 - 6 (1 bit)
access : read-write

PJ7 : PJ7
bits : 7 - 7 (1 bit)
access : read-write


FR3

Port J Function Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR3 FR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ7F3

PJ7F3 : PJ7F3
bits : 7 - 7 (1 bit)
access : read-write


OD

Port J Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ0OD PJ1OD PJ2OD PJ3OD PJ4OD PJ5OD PJ6OD PJ7OD

PJ0OD : PJ0OD
bits : 0 - 0 (1 bit)
access : read-write

PJ1OD : PJ1OD
bits : 1 - 1 (1 bit)
access : read-write

PJ2OD : PJ2OD
bits : 2 - 2 (1 bit)
access : read-write

PJ3OD : PJ3OD
bits : 3 - 3 (1 bit)
access : read-write

PJ4OD : PJ4OD
bits : 4 - 4 (1 bit)
access : read-write

PJ5OD : PJ5OD
bits : 5 - 5 (1 bit)
access : read-write

PJ6OD : PJ6OD
bits : 6 - 6 (1 bit)
access : read-write

PJ7OD : PJ7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port J Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ0UP PJ1UP PJ2UP PJ3UP PJ4UP PJ5UP PJ6UP PJ7UP

PJ0UP : PJ0UP
bits : 0 - 0 (1 bit)
access : read-write

PJ1UP : PJ1UP
bits : 1 - 1 (1 bit)
access : read-write

PJ2UP : PJ2UP
bits : 2 - 2 (1 bit)
access : read-write

PJ3UP : PJ3UP
bits : 3 - 3 (1 bit)
access : read-write

PJ4UP : PJ4UP
bits : 4 - 4 (1 bit)
access : read-write

PJ5UP : PJ5UP
bits : 5 - 5 (1 bit)
access : read-write

PJ6UP : PJ6UP
bits : 6 - 6 (1 bit)
access : read-write

PJ7UP : PJ7UP
bits : 7 - 7 (1 bit)
access : read-write


IE

Port J Input Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ0IE PJ1IE PJ2IE PJ3IE PJ4IE PJ5IE PJ6IE PJ7IE

PJ0IE : PJ0IE
bits : 0 - 0 (1 bit)
access : read-write

PJ1IE : PJ1IE
bits : 1 - 1 (1 bit)
access : read-write

PJ2IE : PJ2IE
bits : 2 - 2 (1 bit)
access : read-write

PJ3IE : PJ3IE
bits : 3 - 3 (1 bit)
access : read-write

PJ4IE : PJ4IE
bits : 4 - 4 (1 bit)
access : read-write

PJ5IE : PJ5IE
bits : 5 - 5 (1 bit)
access : read-write

PJ6IE : PJ6IE
bits : 6 - 6 (1 bit)
access : read-write

PJ7IE : PJ7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port J Output Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ0C PJ1C PJ2C PJ3C PJ4C PJ5C PJ6C PJ7C

PJ0C : PJ0C
bits : 0 - 0 (1 bit)
access : read-write

PJ1C : PJ1C
bits : 1 - 1 (1 bit)
access : read-write

PJ2C : PJ2C
bits : 2 - 2 (1 bit)
access : read-write

PJ3C : PJ3C
bits : 3 - 3 (1 bit)
access : read-write

PJ4C : PJ4C
bits : 4 - 4 (1 bit)
access : read-write

PJ5C : PJ5C
bits : 5 - 5 (1 bit)
access : read-write

PJ6C : PJ6C
bits : 6 - 6 (1 bit)
access : read-write

PJ7C : PJ7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

Port J Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ7F1

PJ7F1 : PJ7F1
bits : 7 - 7 (1 bit)
access : read-write


FR2

Port J Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PJ7F2

PJ7F2 : PJ7F2
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.