\n

PD

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x24 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x24 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

FR3

FR4

FR5

FR6

FR7

OD

PUP

PDN

IE

CR

FR1

FR2


DATA

Port D Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7

PD0 : PD0
bits : 0 - 0 (1 bit)
access : read-write

PD1 : PD1
bits : 1 - 1 (1 bit)
access : read-write

PD2 : PD2
bits : 2 - 2 (1 bit)
access : read-write

PD3 : PD3
bits : 3 - 3 (1 bit)
access : read-write

PD4 : PD4
bits : 4 - 4 (1 bit)
access : read-write

PD5 : PD5
bits : 5 - 5 (1 bit)
access : read-write

PD6 : PD6
bits : 6 - 6 (1 bit)
access : read-write

PD7 : PD7
bits : 7 - 7 (1 bit)
access : read-write


FR3

Port D Function Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR3 FR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0F3 PD1F3 PD2F2 PD3F3 PD4F3 PD5F3 PD6F3 PD7F3

PD0F3 : PD0F3
bits : 0 - 0 (1 bit)
access : read-write

PD1F3 : PD1F3
bits : 1 - 1 (1 bit)
access : read-write

PD2F2 : PD2F2
bits : 2 - 2 (1 bit)
access : read-write

PD3F3 : PD3F3
bits : 3 - 3 (1 bit)
access : read-write

PD4F3 : PD4F3
bits : 4 - 4 (1 bit)
access : read-write

PD5F3 : PD5F3
bits : 5 - 5 (1 bit)
access : read-write

PD6F3 : PD6F3
bits : 6 - 6 (1 bit)
access : read-write

PD7F3 : PD7F3
bits : 7 - 7 (1 bit)
access : read-write


FR4

Port D Function Register 4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR4 FR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0F4 PD1F4 PD2F4 PD3F4

PD0F4 : PD0F4
bits : 0 - 0 (1 bit)
access : read-write

PD1F4 : PD1F4
bits : 1 - 1 (1 bit)
access : read-write

PD2F4 : PD2F4
bits : 2 - 2 (1 bit)
access : read-write

PD3F4 : PD3F4
bits : 3 - 3 (1 bit)
access : read-write


FR5

Port D Function Register 5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR5 FR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0F5 PD1F5 PD2F5 PD4F5 PD6F5 PD7F5

PD0F5 : PD0F5
bits : 0 - 0 (1 bit)
access : read-write

PD1F5 : PD1F5
bits : 1 - 1 (1 bit)
access : read-write

PD2F5 : PD2F5
bits : 2 - 2 (1 bit)
access : read-write

PD4F5 : PD4F5
bits : 4 - 4 (1 bit)
access : read-write

PD6F5 : PD6F5
bits : 6 - 6 (1 bit)
access : read-write

PD7F5 : PD7F5
bits : 7 - 7 (1 bit)
access : read-write


FR6

Port D Function Register 6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR6 FR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0F6

PD0F6 : PD0F6
bits : 0 - 0 (1 bit)
access : read-write


FR7

Port D Function Register 7
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR7 FR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0F7 PD1F7 PD2F7 PD3F7 PD4F7 PD5F7 PD6F7 PD7F7

PD0F7 : PD0F7
bits : 0 - 0 (1 bit)
access : read-write

PD1F7 : PD1F7
bits : 1 - 1 (1 bit)
access : read-write

PD2F7 : PD2F7
bits : 2 - 2 (1 bit)
access : read-write

PD3F7 : PD3F7
bits : 3 - 3 (1 bit)
access : read-write

PD4F7 : PD4F7
bits : 4 - 4 (1 bit)
access : read-write

PD5F7 : PD5F7
bits : 5 - 5 (1 bit)
access : read-write

PD6F7 : PD6F7
bits : 6 - 6 (1 bit)
access : read-write

PD7F7 : PD7F7
bits : 7 - 7 (1 bit)
access : read-write


OD

Port D Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0OD PD1OD PD2OD PD3OD PD4OD PD5OD PD6OD PD7OD

PD0OD : PD0OD
bits : 0 - 0 (1 bit)
access : read-write

PD1OD : PD1OD
bits : 1 - 1 (1 bit)
access : read-write

PD2OD : PD2OD
bits : 2 - 2 (1 bit)
access : read-write

PD3OD : PD3OD
bits : 3 - 3 (1 bit)
access : read-write

PD4OD : PD4OD
bits : 4 - 4 (1 bit)
access : read-write

PD5OD : PD5OD
bits : 5 - 5 (1 bit)
access : read-write

PD6OD : PD6OD
bits : 6 - 6 (1 bit)
access : read-write

PD7OD : PD7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port D Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0UP PD1UP PD2UP PD3UP PD4UP PD5UP PD6UP PD7UP

PD0UP : PD0UP
bits : 0 - 0 (1 bit)
access : read-write

PD1UP : PD1UP
bits : 1 - 1 (1 bit)
access : read-write

PD2UP : PD2UP
bits : 2 - 2 (1 bit)
access : read-write

PD3UP : PD3UP
bits : 3 - 3 (1 bit)
access : read-write

PD4UP : PD4UP
bits : 4 - 4 (1 bit)
access : read-write

PD5UP : PD5UP
bits : 5 - 5 (1 bit)
access : read-write

PD6UP : PD6UP
bits : 6 - 6 (1 bit)
access : read-write

PD7UP : PD7UP
bits : 7 - 7 (1 bit)
access : read-write


PDN

Port D Pull-down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0DN PD1DN PD2DN PD3DN PD4DN PD5DN PD6DN PD7DN

PD0DN : PD0DN
bits : 0 - 0 (1 bit)
access : read-write

PD1DN : PD1DN
bits : 1 - 1 (1 bit)
access : read-write

PD2DN : PD2DN
bits : 2 - 2 (1 bit)
access : read-write

PD3DN : PD3DN
bits : 3 - 3 (1 bit)
access : read-write

PD4DN : PD4DN
bits : 4 - 4 (1 bit)
access : read-write

PD5DN : PD5DN
bits : 5 - 5 (1 bit)
access : read-write

PD6DN : PD6DN
bits : 6 - 6 (1 bit)
access : read-write

PD7DN : PD7DN
bits : 7 - 7 (1 bit)
access : read-write


IE

Port D Input Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0IE PD1IE PD2IE PD3IE PD4IE PD5IE PD6IE PD7IE

PD0IE : PD0IE
bits : 0 - 0 (1 bit)
access : read-write

PD1IE : PD1IE
bits : 1 - 1 (1 bit)
access : read-write

PD2IE : PD2IE
bits : 2 - 2 (1 bit)
access : read-write

PD3IE : PD3IE
bits : 3 - 3 (1 bit)
access : read-write

PD4IE : PD4IE
bits : 4 - 4 (1 bit)
access : read-write

PD5IE : PD5IE
bits : 5 - 5 (1 bit)
access : read-write

PD6IE : PD6IE
bits : 6 - 6 (1 bit)
access : read-write

PD7IE : PD7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

Port D Output Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0C PD1C PD2C PD3C PD4C PD5C PD6C PD7C

PD0C : PD0C
bits : 0 - 0 (1 bit)
access : read-write

PD1C : PD1C
bits : 1 - 1 (1 bit)
access : read-write

PD2C : PD2C
bits : 2 - 2 (1 bit)
access : read-write

PD3C : PD3C
bits : 3 - 3 (1 bit)
access : read-write

PD4C : PD4C
bits : 4 - 4 (1 bit)
access : read-write

PD5C : PD5C
bits : 5 - 5 (1 bit)
access : read-write

PD6C : PD6C
bits : 6 - 6 (1 bit)
access : read-write

PD7C : PD7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

Port D Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD1F1 PD2F1 PD3F1 PD4F1 PD5F1 PD6F1 PD7F1

PD1F1 : PD1F1
bits : 1 - 1 (1 bit)
access : read-write

PD2F1 : PD2F1
bits : 2 - 2 (1 bit)
access : read-write

PD3F1 : PD3F1
bits : 3 - 3 (1 bit)
access : read-write

PD4F1 : PD4F1
bits : 4 - 4 (1 bit)
access : read-write

PD5F1 : PD5F1
bits : 5 - 5 (1 bit)
access : read-write

PD6F1 : PD6F1
bits : 6 - 6 (1 bit)
access : read-write

PD7F1 : PD7F1
bits : 7 - 7 (1 bit)
access : read-write


FR2

Port D Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0F2 PD1F2 PD6F2 PD7F2

PD0F2 : PD0F2
bits : 0 - 0 (1 bit)
access : read-write

PD1F2 : PD1F2
bits : 1 - 1 (1 bit)
access : read-write

PD6F2 : PD6F2
bits : 6 - 6 (1 bit)
access : read-write

PD7F2 : PD7F2
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.