\n

RTC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x3 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0xC Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x3 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x4 Bytes (0x0)
size : 0x5 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x9 Bytes (0x0)
size : 0x3 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0xD Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0xE Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

Registers

SECR

MINR

ADJDAT

ADJSIGN

HOURR

DAYR

DATER

MONTHR_A

MONTHR_B

YEARR_A

YEARR_B

PAGER

RESTR

PROTECT

ADJCTL


SECR

RTC Sec setting register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SECR SECR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 SE

SE : SE
bits : 0 - 6 (7 bit)
access : read-write


MINR

RTC Min settging register
address_offset : 0x1 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MINR MINR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MI

MI : MI
bits : 0 - 6 (7 bit)
access : read-write


ADJDAT

RTC clock adjust data register
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADJDAT ADJDAT read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ADJDAT

ADJDAT : ADJDAT
bits : 0 - 7 (8 bit)
access : read-write


ADJSIGN

ADJSIGN
address_offset : 0x11 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADJSIGN ADJSIGN read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ADJSIGN

ADJSIGN : ADJSIGN
bits : 0 - 0 (1 bit)
access : read-write


HOURR

RTC Hour setting register
address_offset : 0x2 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HOURR HOURR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 HO

HO : HO
bits : 0 - 5 (6 bit)
access : read-write


DAYR

RTC Day setting register
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAYR DAYR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 WE

WE : WE
bits : 0 - 2 (3 bit)
access : read-write


DATER

RTC Date setting register
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATER DATER read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DA

DA : DA
bits : 0 - 5 (6 bit)
access : read-write


MONTHR_A

RTC Month settging register PAGE0
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MONTHR_A MONTHR_A read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MO

MO : MO
bits : 0 - 4 (5 bit)
access : read-write


MONTHR_B

RTC Month settging register PAGE0
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : RTC_MONTHR
reset_Mask : 0x0

MONTHR_B MONTHR_B read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 MO0

MO0 : MO0
bits : 0 - 0 (1 bit)
access : read-write


YEARR_A

RTC Year setting register PAGE0
address_offset : 0x7 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

YEARR_A YEARR_A read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 YE

YE : YE
bits : 0 - 7 (8 bit)
access : read-write


YEARR_B

RTC Leap year register PAGE1
address_offset : 0x7 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
alternate_register : RTC_YEARR
reset_Mask : 0x0

YEARR_B YEARR_B read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 LEAP

LEAP : LEAP
bits : 0 - 1 (2 bit)
access : read-write


PAGER

RTC Page register
address_offset : 0x8 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PAGER PAGER read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PAGE ENAALM ENATMR ADJUST INTENA

PAGE : PAGE
bits : 0 - 0 (1 bit)
access : read-write

ENAALM : ENAALM
bits : 2 - 2 (1 bit)
access : read-write

ENATMR : ENATMR
bits : 3 - 3 (1 bit)
access : read-write

ADJUST : ADJUST
bits : 4 - 4 (1 bit)
access : read-write

INTENA : INTENA
bits : 7 - 7 (1 bit)
access : read-write


RESTR

RTC Reset register
address_offset : 0xC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RESTR RESTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 DIS8HZ DIS4HZ DIS2HZ RSTALM RSTTMR DIS16HZ DIS1HZ

DIS8HZ : DIS8HZ
bits : 0 - 0 (1 bit)
access : read-write

DIS4HZ : DIS4HZ
bits : 1 - 1 (1 bit)
access : read-write

DIS2HZ : DIS2HZ
bits : 2 - 2 (1 bit)
access : read-write

RSTALM : RSTALM
bits : 4 - 4 (1 bit)
access : read-write

RSTTMR : RSTTMR
bits : 5 - 5 (1 bit)
access : read-write

DIS16HZ : DIS16HZ
bits : 6 - 6 (1 bit)
access : read-write

DIS1HZ : DIS1HZ
bits : 7 - 7 (1 bit)
access : read-write


PROTECT

RTC clock adjust control register
address_offset : 0xE Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PROTECT PROTECT read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 PROTECT

PROTECT : PROTECT
bits : 0 - 7 (8 bit)
access : read-write


ADJCTL

RTC protect register
address_offset : 0xF Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADJCTL ADJCTL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 AJEN AJSEL

AJEN : AJEN
bits : 0 - 0 (1 bit)
access : read-write

AJSEL : AJSEL
bits : 1 - 3 (3 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.