\n
address_offset : 0x0 Bytes (0x0)
size : 0x48 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x800 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x50 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x90 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x130 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x48 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x68 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x88 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0xA8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0xC8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x70 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xB0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xD0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0xE8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0xF0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x108 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x110 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x128 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x148 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x150 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x168 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x170 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x188 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x190 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x1A8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x1B0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x1C8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x1D0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x1E8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x1F0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x208 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x210 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x228 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x230 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x248 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x250 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x268 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x270 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x288 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x290 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2A8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x2B0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2C8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x2D0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x2E8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x2F0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x308 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x310 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x328 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x330 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x348 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x350 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x368 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x370 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x388 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x390 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x3A8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x3B0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x3C8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x3D0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x3E8 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x3F0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x408 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x410 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x428 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x430 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x448 Bytes (0x0)
size : 0x3B8 byte (0x0)
mem_usage : reserved
protection : not protected
MDMAC Revision Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
REV : REV
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Transfer Active Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHACT : CHACT
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 05 Descriptor Address Avoidance Register
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 05 Descriptor Number Avoidance Register
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 06 Number Avoidance Register
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 06 Transfer Source Address Avoidance Register
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 06 Transfer Destination Address Avoidance Register
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 06 Transfer Size Avoidance Register
address_offset : 0x11C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 06 Descriptor Address Avoidance Register
address_offset : 0x120 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 06 Descriptor Number Avoidance Register
address_offset : 0x124 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 07 Number Avoidance Register
address_offset : 0x130 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 07 Transfer Source Address Avoidance Register
address_offset : 0x134 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 07 Transfer Destination Address Avoidance Register
address_offset : 0x138 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 07 Transfer Size Avoidance Register
address_offset : 0x13C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Transfer End Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHEND : CHEND
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 07 Descriptor Address Avoidance Register
address_offset : 0x140 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 07 Descriptor Number Avoidance Register
address_offset : 0x144 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 08 Number Avoidance Register
address_offset : 0x150 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 08 Transfer Source Address Avoidance Register
address_offset : 0x154 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 08 Transfer Destination Address Avoidance Register
address_offset : 0x158 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 08 Transfer Size Avoidance Register
address_offset : 0x15C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 08 Descriptor Address Avoidance Register
address_offset : 0x160 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 08 Descriptor Number Avoidance Register
address_offset : 0x164 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 09 Number Avoidance Register
address_offset : 0x170 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 09 Transfer Source Address Avoidance Register
address_offset : 0x174 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 09 Transfer Destination Address Avoidance Register
address_offset : 0x178 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 09 Transfer Size Avoidance Register
address_offset : 0x17C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Priority Setting Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHPRI : CHPRI
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 09 Descriptor Address Avoidance Register
address_offset : 0x180 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 09 Descriptor Number Avoidance Register
address_offset : 0x184 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 10 Number Avoidance Register
address_offset : 0x190 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 10 Transfer Source Address Avoidance Register
address_offset : 0x194 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 10 Transfer Destination Address Avoidance Register
address_offset : 0x198 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 10 Transfer Size Avoidance Register
address_offset : 0x19C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 10 Descriptor Address Avoidance Register
address_offset : 0x1A0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 10 Descriptor Number Avoidance Register
address_offset : 0x1A4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 11 Number Avoidance Register
address_offset : 0x1B0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 11 Transfer Source Address Avoidance Register
address_offset : 0x1B4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 11 Transfer Destination Address Avoidance Register
address_offset : 0x1B8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 11 Transfer Size Avoidance Register
address_offset : 0x1BC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC End Interrupt Enable Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENDIE : ENDIE
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 11 Descriptor Address Avoidance Register
address_offset : 0x1C0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 11 Descriptor Number Avoidance Register
address_offset : 0x1C4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 12 Number Avoidance Register
address_offset : 0x1D0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 12 Transfer Source Address Avoidance Register
address_offset : 0x1D4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 12 Transfer Destination Address Avoidance Register
address_offset : 0x1D8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 12 Transfer Size Avoidance Register
address_offset : 0x1DC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 12 Descriptor Address Avoidance Register
address_offset : 0x1E0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 12 Descriptor Number Avoidance Register
address_offset : 0x1E4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 13 Number Avoidance Register
address_offset : 0x1F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 13 Transfer Source Address Avoidance Register
address_offset : 0x1F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 13 Transfer Destination Address Avoidance Register
address_offset : 0x1F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 13 Transfer Size Avoidance Register
address_offset : 0x1FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel Information Address Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHIAD : CHIAD
bits : 9 - 31 (23 bit)
access : read-write
MDMAC Channel 13 Descriptor Address Avoidance Register
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 13 Descriptor Number Avoidance Register
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 14 Number Avoidance Register
address_offset : 0x210 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 14 Transfer Source Address Avoidance Register
address_offset : 0x214 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 14 Transfer Destination Address Avoidance Register
address_offset : 0x218 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 14 Transfer Size Avoidance Register
address_offset : 0x21C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 14 Descriptor Address Avoidance Register
address_offset : 0x220 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 14 Descriptor Number Avoidance Register
address_offset : 0x224 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 15 Number Avoidance Register
address_offset : 0x230 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 15 Transfer Source Address Avoidance Register
address_offset : 0x234 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 15 Transfer Destination Address Avoidance Register
address_offset : 0x238 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 15 Transfer Size Avoidance Register
address_offset : 0x23C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel Save Address Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHSAD : CHSAD
bits : 10 - 31 (22 bit)
access : read-write
MDMAC Channel 15 Descriptor Address Avoidance Register
address_offset : 0x240 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 15 Descriptor Number Avoidance Register
address_offset : 0x244 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 16 Number Avoidance Register
address_offset : 0x250 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 16 Transfer Source Address Avoidance Register
address_offset : 0x254 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 16 Transfer Destination Address Avoidance Register
address_offset : 0x258 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 16 Transfer Size Avoidance Register
address_offset : 0x25C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 16 Descriptor Address Avoidance Register
address_offset : 0x260 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 16 Descriptor Number Avoidance Register
address_offset : 0x264 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 17 Number Avoidance Register
address_offset : 0x270 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 17 Transfer Source Address Avoidance Register
address_offset : 0x274 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 17 Transfer Destination Address Avoidance Register
address_offset : 0x278 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 17 Transfer Size Avoidance Register
address_offset : 0x27C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel Number Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
CHNUM : CHNUM
bits : 0 - 3 (4 bit)
access : read-only
MDMAC Channel 17 Descriptor Address Avoidance Register
address_offset : 0x280 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 17 Descriptor Number Avoidance Register
address_offset : 0x284 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 18 Number Avoidance Register
address_offset : 0x290 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 18 Transfer Source Address Avoidance Register
address_offset : 0x294 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 18 Transfer Destination Address Avoidance Register
address_offset : 0x298 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 18 Transfer Size Avoidance Register
address_offset : 0x29C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 18 Descriptor Address Avoidance Register
address_offset : 0x2A0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 18 Descriptor Number Avoidance Register
address_offset : 0x2A4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 19 Number Avoidance Register
address_offset : 0x2B0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 19 Transfer Source Address Avoidance Register
address_offset : 0x2B4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 19 Transfer Destination Address Avoidance Register
address_offset : 0x2B8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 19 Transfer Size Avoidance Register
address_offset : 0x2BC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel Number Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 19 Descriptor Address Avoidance Register
address_offset : 0x2C0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 19 Descriptor Number Avoidance Register
address_offset : 0x2C4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 20 Number Avoidance Register
address_offset : 0x2D0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 20 Transfer Source Address Avoidance Register
address_offset : 0x2D4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 20 Transfer Destination Address Avoidance Register
address_offset : 0x2D8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 20 Transfer Size Avoidance Register
address_offset : 0x2DC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 20 Descriptor Address Avoidance Register
address_offset : 0x2E0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 20 Descriptor Number Avoidance Register
address_offset : 0x2E4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 21 Number Avoidance Register
address_offset : 0x2F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 21 Transfer Source Address Avoidance Register
address_offset : 0x2F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 21 Transfer Destination Address Avoidance Register
address_offset : 0x2F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 21 Transfer Size Avoidance Register
address_offset : 0x2FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Transfer Source Address Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 21 Descriptor Address Avoidance Register
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 21 Descriptor Number Avoidance Register
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 22 Number Avoidance Register
address_offset : 0x310 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 22 Transfer Source Address Avoidance Register
address_offset : 0x314 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 22 Transfer Destination Address Avoidance Register
address_offset : 0x318 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 22 Transfer Size Avoidance Register
address_offset : 0x31C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 22 Descriptor Address Avoidance Register
address_offset : 0x320 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 22 Descriptor Number Avoidance Register
address_offset : 0x324 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 23 Number Avoidance Register
address_offset : 0x330 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 23 Transfer Source Address Avoidance Register
address_offset : 0x334 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 23 Transfer Destination Address Avoidance Register
address_offset : 0x338 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 23 Transfer Size Avoidance Register
address_offset : 0x33C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Transfer Destination Address Register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 23 Descriptor Address Avoidance Register
address_offset : 0x340 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 23 Descriptor Number Avoidance Register
address_offset : 0x344 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 24 Number Avoidance Register
address_offset : 0x350 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 24 Transfer Source Address Avoidance Register
address_offset : 0x354 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 24 Transfer Destination Address Avoidance Register
address_offset : 0x358 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 24 Transfer Size Avoidance Register
address_offset : 0x35C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 24 Descriptor Address Avoidance Register
address_offset : 0x360 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 24 Descriptor Number Avoidance Register
address_offset : 0x364 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 25 Number Avoidance Register
address_offset : 0x370 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 25 Transfer Source Address Avoidance Register
address_offset : 0x374 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 25 Transfer Destination Address Avoidance Register
address_offset : 0x378 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 25 Transfer Size Avoidance Register
address_offset : 0x37C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Transfer Size Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 25 Descriptor Address Avoidance Register
address_offset : 0x380 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 25 Descriptor Number Avoidance Register
address_offset : 0x384 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 26 Number Avoidance Register
address_offset : 0x390 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 26 Transfer Source Address Avoidance Register
address_offset : 0x394 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 26 Transfer Destination Address Avoidance Register
address_offset : 0x398 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 26 Transfer Size Avoidance Register
address_offset : 0x39C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 26 Descriptor Address Avoidance Register
address_offset : 0x3A0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 26 Descriptor Number Avoidance Register
address_offset : 0x3A4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 27 Number Avoidance Register
address_offset : 0x3B0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 27 Transfer Source Address Avoidance Register
address_offset : 0x3B4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 27 Transfer Destination Address Avoidance Register
address_offset : 0x3B8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 27 Transfer Size Avoidance Register
address_offset : 0x3BC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Descriptor Address Register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 27 Descriptor Address Avoidance Register
address_offset : 0x3C0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 27 Descriptor Number Avoidance Register
address_offset : 0x3C4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 28 Number Avoidance Register
address_offset : 0x3D0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 28 Transfer Source Address Avoidance Register
address_offset : 0x3D4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 28 Transfer Destination Address Avoidance Register
address_offset : 0x3D8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 28 Transfer Size Avoidance Register
address_offset : 0x3DC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 28 Descriptor Address Avoidance Register
address_offset : 0x3E0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 28 Descriptor Number Avoidance Register
address_offset : 0x3E4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 29 Number Avoidance Register
address_offset : 0x3F0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 29 Transfer Source Address Avoidance Register
address_offset : 0x3F4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 29 Transfer Destination Address Avoidance Register
address_offset : 0x3F8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 29 Transfer Size Avoidance Register
address_offset : 0x3FC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel Enable Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHENB : CHENB
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Descriptor Number Register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 29 Descriptor Address Avoidance Register
address_offset : 0x400 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 29 Descriptor Number Avoidance Register
address_offset : 0x404 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 30 Number Avoidance Register
address_offset : 0x410 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 30 Transfer Source Address Avoidance Register
address_offset : 0x414 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 30 Transfer Destination Address Avoidance Register
address_offset : 0x418 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 30 Transfer Size Avoidance Register
address_offset : 0x41C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 30 Descriptor Address Avoidance Register
address_offset : 0x420 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 30 Descriptor Number Avoidance Register
address_offset : 0x424 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 31 Number Avoidance Register
address_offset : 0x430 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 31 Transfer Source Address Avoidance Register
address_offset : 0x434 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 31 Transfer Destination Address Avoidance Register
address_offset : 0x438 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 31 Transfer Size Avoidance Register
address_offset : 0x43C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Level Request Register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LVREQ : LVREQ
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 31 Descriptor Address Avoidance Register
address_offset : 0x440 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 31 Descriptor Number Avoidance Register
address_offset : 0x444 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 00 Number Avoidance Register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 00 Transfer Source Address Avoidance Register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 00 Transfer Destination Address Avoidance Register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 00 Transfer Size Avoidance Register
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 00 Descriptor Address Avoidance Register
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 00 Descriptor Number Avoidance Register
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 01 Number Avoidance Register
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 01 Transfer Source Address Avoidance Register
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 01 Transfer Destination Address Avoidance Register
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 01 Transfer Size Avoidance Register
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Transfer Request Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHREQ : CHREQ
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 01 Descriptor Address Avoidance Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Mask Register
address_offset : 0x800 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MSK0 : MSK0
bits : 0 - 0 (1 bit)
access : read-write
MSK1 : MSK1
bits : 1 - 1 (1 bit)
access : read-write
MSK2 : MSK2
bits : 2 - 2 (1 bit)
access : read-write
MSK3 : MSK3
bits : 3 - 3 (1 bit)
access : read-write
MSK4 : MSK4
bits : 4 - 4 (1 bit)
access : read-write
MSK5 : MSK5
bits : 5 - 5 (1 bit)
access : read-write
MSK6 : MSK6
bits : 6 - 6 (1 bit)
access : read-write
MSK7 : MSK7
bits : 7 - 7 (1 bit)
access : read-write
MSK8 : MSK8
bits : 8 - 8 (1 bit)
access : read-write
MSK9 : MSK9
bits : 9 - 9 (1 bit)
access : read-write
MSK10 : MSK10
bits : 10 - 10 (1 bit)
access : read-write
MSK11 : MSK11
bits : 11 - 11 (1 bit)
access : read-write
MSK12 : MSK12
bits : 12 - 12 (1 bit)
access : read-write
MSK13 : MSK13
bits : 13 - 13 (1 bit)
access : read-write
MSK14 : MSK14
bits : 14 - 14 (1 bit)
access : read-write
MSK15 : MSK15
bits : 15 - 15 (1 bit)
access : read-write
MSK16 : MSK16
bits : 16 - 16 (1 bit)
access : read-write
MSK17 : MSK17
bits : 17 - 17 (1 bit)
access : read-write
MSK18 : MSK18
bits : 18 - 18 (1 bit)
access : read-write
MSK19 : MSK19
bits : 19 - 19 (1 bit)
access : read-write
MSK20 : MSK20
bits : 20 - 20 (1 bit)
access : read-write
MSK21 : MSK21
bits : 21 - 21 (1 bit)
access : read-write
MSK22 : MSK22
bits : 22 - 22 (1 bit)
access : read-write
MSK23 : MSK23
bits : 23 - 23 (1 bit)
access : read-write
MSK24 : MSK24
bits : 24 - 24 (1 bit)
access : read-write
MSK25 : MSK25
bits : 25 - 25 (1 bit)
access : read-write
MSK26 : MSK26
bits : 26 - 26 (1 bit)
access : read-write
MSK27 : MSK27
bits : 27 - 27 (1 bit)
access : read-write
MSK28 : MSK28
bits : 28 - 28 (1 bit)
access : read-write
MSK29 : MSK29
bits : 29 - 29 (1 bit)
access : read-write
MSK30 : MSK30
bits : 30 - 30 (1 bit)
access : read-write
MSK31 : MSK31
bits : 31 - 31 (1 bit)
access : read-write
MDMAC Channel 01 Descriptor Number Avoidance Register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 02 Number Avoidance Register
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 02 Transfer Source Address Avoidance Register
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 02 Transfer Destination Address Avoidance Register
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 02 Transfer Size Avoidance Register
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 02 Descriptor Address Avoidance Register
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 02 Descriptor Number Avoidance Register
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 03 Number Avoidance Register
address_offset : 0xB0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 03 Transfer Source Address Avoidance Register
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 03 Transfer Destination Address Avoidance Register
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 03 Transfer Size Avoidance Register
address_offset : 0xBC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Transfer Suspension Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CHSUS : CHSUS
bits : 0 - 31 (32 bit)
access : read-write
MDMAC Channel 03 Descriptor Address Avoidance Register
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 03 Descriptor Number Avoidance Register
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 04 Number Avoidance Register
address_offset : 0xD0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 04 Transfer Source Address Avoidance Register
address_offset : 0xD4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 04 Transfer Destination Address Avoidance Register
address_offset : 0xD8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 04 Transfer Size Avoidance Register
address_offset : 0xDC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
MDMAC Channel 04 Descriptor Address Avoidance Register
address_offset : 0xE0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSADS : DSADS
bits : 2 - 31 (30 bit)
access : read-only
MDMAC Channel 04 Descriptor Number Avoidance Register
address_offset : 0xE4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSNUM : DSNUM
bits : 0 - 7 (8 bit)
access : read-only
DSINF : DSINF
bits : 8 - 8 (1 bit)
access : read-only
MDMAC Channel 05 Number Avoidance Register
address_offset : 0xF0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TTYPE : TTYPE
bits : 0 - 1 (2 bit)
access : read-only
USIZE : USIZE
bits : 8 - 10 (3 bit)
access : read-only
UMODE : UMODE
bits : 16 - 16 (1 bit)
access : read-only
DMODE : DMODE
bits : 24 - 24 (1 bit)
access : read-only
MDMAC Channel 05 Transfer Source Address Avoidance Register
address_offset : 0xF4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SRCAD : SRCAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 05 Transfer Destination Address Avoidance Register
address_offset : 0xF8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DSTAD : DSTAD
bits : 0 - 31 (32 bit)
access : read-only
MDMAC Channel 05 Transfer Size Avoidance Register
address_offset : 0xFC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
XFSIZ : XFSIZ
bits : 0 - 19 (20 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.