\n

PD

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x18 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x8 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x1C Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

FR5

OD

PUP

PDN

IE

CR


DATA

PD Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0 PD1 PD2 PD4 PD6

PD0 : PD0
bits : 0 - 0 (1 bit)
access : read-write

PD1 : PD1
bits : 1 - 1 (1 bit)
access : read-write

PD2 : PD2
bits : 2 - 2 (1 bit)
access : read-write

PD4 : PD4
bits : 4 - 4 (1 bit)
access : read-write

PD6 : PD6
bits : 6 - 6 (1 bit)
access : read-write


FR5

PD Function Register 5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR5 FR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD6F5

PD6F5 : PD6F5
bits : 6 - 6 (1 bit)
access : read-write


OD

PD Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0OD PD1OD PD2OD PD4OD PD6OD

PD0OD : PD0OD
bits : 0 - 0 (1 bit)
access : read-write

PD1OD : PD1OD
bits : 1 - 1 (1 bit)
access : read-write

PD2OD : PD2OD
bits : 2 - 2 (1 bit)
access : read-write

PD4OD : PD4OD
bits : 4 - 4 (1 bit)
access : read-write

PD6OD : PD6OD
bits : 6 - 6 (1 bit)
access : read-write


PUP

PD Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0PUP PD1PUP PD2PUP PD4PUP PD6PUP

PD0PUP : PD0PUP
bits : 0 - 0 (1 bit)
access : read-write

PD1PUP : PD1PUP
bits : 1 - 1 (1 bit)
access : read-write

PD2PUP : PD2PUP
bits : 2 - 2 (1 bit)
access : read-write

PD4PUP : PD4PUP
bits : 4 - 4 (1 bit)
access : read-write

PD6PUP : PD6PUP
bits : 6 - 6 (1 bit)
access : read-write


PDN

PD Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0PDN PD1PDN PD2PDN PD4PDN PD6PDN

PD0PDN : PD0PDN
bits : 0 - 0 (1 bit)
access : read-write

PD1PDN : PD1PDN
bits : 1 - 1 (1 bit)
access : read-write

PD2PDN : PD2PDN
bits : 2 - 2 (1 bit)
access : read-write

PD4PDN : PD4PDN
bits : 4 - 4 (1 bit)
access : read-write

PD6PDN : PD6PDN
bits : 6 - 6 (1 bit)
access : read-write


IE

PD Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0IE PD1IE PD2IE PD4IE PD6IE

PD0IE : PD0IE
bits : 0 - 0 (1 bit)
access : read-write

PD1IE : PD1IE
bits : 1 - 1 (1 bit)
access : read-write

PD2IE : PD2IE
bits : 2 - 2 (1 bit)
access : read-write

PD4IE : PD4IE
bits : 4 - 4 (1 bit)
access : read-write

PD6IE : PD6IE
bits : 6 - 6 (1 bit)
access : read-write


CR

PD Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PD0C PD1C PD2C PD4C PD6C

PD0C : PD0C
bits : 0 - 0 (1 bit)
access : read-write

PD1C : PD1C
bits : 1 - 1 (1 bit)
access : read-write

PD2C : PD2C
bits : 2 - 2 (1 bit)
access : read-write

PD4C : PD4C
bits : 4 - 4 (1 bit)
access : read-write

PD6C : PD6C
bits : 6 - 6 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.