\n

PG

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x24 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

address_offset : 0x24 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected

Registers

DATA

FR3

FR4

FR5

FR6

FR7

OD

PUP

PDN

IE

CR

FR1

FR2


DATA

PG Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0 PG1 PG2

PG0 : PG0
bits : 0 - 0 (1 bit)
access : read-write

PG1 : PG1
bits : 1 - 1 (1 bit)
access : read-write

PG2 : PG2
bits : 2 - 2 (1 bit)
access : read-write


FR3

PG Function Register 3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR3 FR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F3 PG1F3 PG2F3

PG0F3 : PG0F3
bits : 0 - 0 (1 bit)
access : read-write

PG1F3 : PG1F3
bits : 1 - 1 (1 bit)
access : read-write

PG2F3 : PG2F3
bits : 2 - 2 (1 bit)
access : read-write


FR4

PG Function Register 4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR4 FR4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F4 PG1F4 PG2F4

PG0F4 : PG0F4
bits : 0 - 0 (1 bit)
access : read-write

PG1F4 : PG1F4
bits : 1 - 1 (1 bit)
access : read-write

PG2F4 : PG2F4
bits : 2 - 2 (1 bit)
access : read-write


FR5

PG Function Register 5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR5 FR5 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F5 PG1F5 PG2F5

PG0F5 : PG0F5
bits : 0 - 0 (1 bit)
access : read-write

PG1F5 : PG1F5
bits : 1 - 1 (1 bit)
access : read-write

PG2F5 : PG2F5
bits : 2 - 2 (1 bit)
access : read-write


FR6

PG Function Register 6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR6 FR6 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F6 PG1F6 PG2F6

PG0F6 : PG0F6
bits : 0 - 0 (1 bit)
access : read-write

PG1F6 : PG1F6
bits : 1 - 1 (1 bit)
access : read-write

PG2F6 : PG2F6
bits : 2 - 2 (1 bit)
access : read-write


FR7

PG Function Register 7
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR7 FR7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F7 PG1F7

PG0F7 : PG0F7
bits : 0 - 0 (1 bit)
access : read-write

PG1F7 : PG1F7
bits : 1 - 1 (1 bit)
access : read-write


OD

PG Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0OD PG1OD PG2OD

PG0OD : PG0OD
bits : 0 - 0 (1 bit)
access : read-write

PG1OD : PG1OD
bits : 1 - 1 (1 bit)
access : read-write

PG2OD : PG2OD
bits : 2 - 2 (1 bit)
access : read-write


PUP

PG Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0PUP PG1PUP PG2PUP

PG0PUP : PG0PUP
bits : 0 - 0 (1 bit)
access : read-write

PG1PUP : PG1PUP
bits : 1 - 1 (1 bit)
access : read-write

PG2PUP : PG2PUP
bits : 2 - 2 (1 bit)
access : read-write


PDN

PG Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0PDN PG1PDN PG2PDN

PG0PDN : PG0PDN
bits : 0 - 0 (1 bit)
access : read-write

PG1PDN : PG1PDN
bits : 1 - 1 (1 bit)
access : read-write

PG2PDN : PG2PDN
bits : 2 - 2 (1 bit)
access : read-write


IE

PG Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0IE PG1IE PG2IE

PG0IE : PG0IE
bits : 0 - 0 (1 bit)
access : read-write

PG1IE : PG1IE
bits : 1 - 1 (1 bit)
access : read-write

PG2IE : PG2IE
bits : 2 - 2 (1 bit)
access : read-write


CR

PG Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0C PG1C PG2C

PG0C : PG0C
bits : 0 - 0 (1 bit)
access : read-write

PG1C : PG1C
bits : 1 - 1 (1 bit)
access : read-write

PG2C : PG2C
bits : 2 - 2 (1 bit)
access : read-write


FR1

PG Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F1 PG1F1

PG0F1 : PG0F1
bits : 0 - 0 (1 bit)
access : read-write

PG1F1 : PG1F1
bits : 1 - 1 (1 bit)
access : read-write


FR2

PG Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PG0F2 PG1F2 PG2F2

PG0F2 : PG0F2
bits : 0 - 0 (1 bit)
access : read-write

PG1F2 : PG1F2
bits : 1 - 1 (1 bit)
access : read-write

PG2F2 : PG2F2
bits : 2 - 2 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.