\n
address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x24 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x14 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : reserved
protection : not protected
PF Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0 : PF0
bits : 0 - 0 (1 bit)
access : read-write
PF1 : PF1
bits : 1 - 1 (1 bit)
access : read-write
PF2 : PF2
bits : 2 - 2 (1 bit)
access : read-write
PF Function Register 4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0F4 : PF0F4
bits : 0 - 0 (1 bit)
access : read-write
PF1F4 : PF1F4
bits : 1 - 1 (1 bit)
access : read-write
PF2F4 : PF2F4
bits : 2 - 2 (1 bit)
access : read-write
PF Function Register 5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0F5 : PF0F5
bits : 0 - 0 (1 bit)
access : read-write
PF1F5 : PF1F5
bits : 1 - 1 (1 bit)
access : read-write
PF2F5 : PF2F5
bits : 2 - 2 (1 bit)
access : read-write
PF Function Register 6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0F6 : PF0F6
bits : 0 - 0 (1 bit)
access : read-write
PF2F6 : PF2F6
bits : 2 - 2 (1 bit)
access : read-write
PF Function Register 7
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0F7 : PF0F7
bits : 0 - 0 (1 bit)
access : read-write
PF Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0OD : PF0OD
bits : 0 - 0 (1 bit)
access : read-write
PF1OD : PF1OD
bits : 1 - 1 (1 bit)
access : read-write
PF2OD : PF2OD
bits : 2 - 2 (1 bit)
access : read-write
PF Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0PUP : PF0PUP
bits : 0 - 0 (1 bit)
access : read-write
PF1PUP : PF1PUP
bits : 1 - 1 (1 bit)
access : read-write
PF2PUP : PF2PUP
bits : 2 - 2 (1 bit)
access : read-write
PF Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0PDN : PF0PDN
bits : 0 - 0 (1 bit)
access : read-write
PF1PDN : PF1PDN
bits : 1 - 1 (1 bit)
access : read-write
PF2PDN : PF2PDN
bits : 2 - 2 (1 bit)
access : read-write
PF Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0IE : PF0IE
bits : 0 - 0 (1 bit)
access : read-write
PF1IE : PF1IE
bits : 1 - 1 (1 bit)
access : read-write
PF2IE : PF2IE
bits : 2 - 2 (1 bit)
access : read-write
PF Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PF0C : PF0C
bits : 0 - 0 (1 bit)
access : read-write
PF1C : PF1C
bits : 1 - 1 (1 bit)
access : read-write
PF2C : PF2C
bits : 2 - 2 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.