\n
address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x24 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection : not protected
address_offset : 0x1C Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection : not protected
address_offset : 0x8 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : reserved
protection : not protected
PL Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0 : PL0
bits : 0 - 0 (1 bit)
access : read-write
PL1 : PL1
bits : 1 - 1 (1 bit)
access : read-write
PL2 : PL2
bits : 2 - 2 (1 bit)
access : read-write
PL3 : PL3
bits : 3 - 3 (1 bit)
access : read-write
PL4 : PL4
bits : 4 - 4 (1 bit)
access : read-write
PL Function Register 6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0F6 : PL0F6
bits : 0 - 0 (1 bit)
access : read-write
PL1F6 : PL1F6
bits : 1 - 1 (1 bit)
access : read-write
PL2F6 : PL2F6
bits : 2 - 2 (1 bit)
access : read-write
PL3F6 : PL3F6
bits : 3 - 3 (1 bit)
access : read-write
PL4F6 : PL4F6
bits : 4 - 4 (1 bit)
access : read-write
PL Function Register 7
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0F7 : PL0F7
bits : 0 - 0 (1 bit)
access : read-write
PL1F7 : PL1F7
bits : 1 - 1 (1 bit)
access : read-write
PL2F7 : PL2F7
bits : 2 - 2 (1 bit)
access : read-write
PL3F7 : PL3F7
bits : 3 - 3 (1 bit)
access : read-write
PL4F7 : PL4F7
bits : 4 - 4 (1 bit)
access : read-write
PL Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0OD : PL0OD
bits : 0 - 0 (1 bit)
access : read-write
PL1OD : PL1OD
bits : 1 - 1 (1 bit)
access : read-write
PL2OD : PL2OD
bits : 2 - 2 (1 bit)
access : read-write
PL3OD : PL3OD
bits : 3 - 3 (1 bit)
access : read-write
PL4OD : PL4OD
bits : 4 - 4 (1 bit)
access : read-write
PL Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0PUP : PL0PUP
bits : 0 - 0 (1 bit)
access : read-write
PL1PUP : PL1PUP
bits : 1 - 1 (1 bit)
access : read-write
PL2PUP : PL2PUP
bits : 2 - 2 (1 bit)
access : read-write
PL3PUP : PL3PUP
bits : 3 - 3 (1 bit)
access : read-write
PL4PUP : PL4PUP
bits : 4 - 4 (1 bit)
access : read-write
PL Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0PDN : PL0PDN
bits : 0 - 0 (1 bit)
access : read-write
PL1PDN : PL1PDN
bits : 1 - 1 (1 bit)
access : read-write
PL2PDN : PL2PDN
bits : 2 - 2 (1 bit)
access : read-write
PL3PDN : PL3PDN
bits : 3 - 3 (1 bit)
access : read-write
PL4PDN : PL4PDN
bits : 4 - 4 (1 bit)
access : read-write
PL Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0IE : PL0IE
bits : 0 - 0 (1 bit)
access : read-write
PL1IE : PL1IE
bits : 1 - 1 (1 bit)
access : read-write
PL2IE : PL2IE
bits : 2 - 2 (1 bit)
access : read-write
PL3IE : PL3IE
bits : 3 - 3 (1 bit)
access : read-write
PL4IE : PL4IE
bits : 4 - 4 (1 bit)
access : read-write
PL Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0C : PL0C
bits : 0 - 0 (1 bit)
access : read-write
PL1C : PL1C
bits : 1 - 1 (1 bit)
access : read-write
PL2C : PL2C
bits : 2 - 2 (1 bit)
access : read-write
PL3C : PL3C
bits : 3 - 3 (1 bit)
access : read-write
PL4C : PL4C
bits : 4 - 4 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.