\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection : not protected
PWM CH0 enable control
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : PWM channel enable (R/W) 0: Stop (default) 1: Start Please set cycle and duty before this is set to start.
bits : 0 - 0 (1 bit)
access : read-write
unit_en : 1-s timer enable (R/W) 0: Timer OFF (default) 1: Timer ON Please set this off before unit_starvalue is to be changed. When this is off, rhythm settings has no effect.
bits : 1 - 2 (2 bit)
access : read-write
Pol : PWM output polarity control (R/W) 0: Polarity inversion OFF (default) 1: Polarity inversion ON
bits : 2 - 4 (3 bit)
access : read-write
IntMask : PWM interrupt mask (R/W) 0: Interrupt output enabled 1: Interrupt disabled (default)
bits : 3 - 6 (4 bit)
access : read-write
PWM CH0 rhythm counter period set
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Unit_startvalue : Counter value setting to count 50 ms 0x0665 for 32.768 kHz (default) 0x9EB0F for 13 MHz Before to change this value, please make sure that PCTRL[1] unit_en = 0, STATE[2] Timer_state = 1, Pwm_state = 1.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH1 enable control
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : PWM channel enable (R/W) 0: Stop (default) 1: Start Please set cycle and duty before this is set to start.
bits : 0 - 0 (1 bit)
access : read-write
unit_en : 1-s timer enable (R/W) 0: Timer OFF (default) 1: Timer ON Please set this off before unit_starvalue is to be changed. When this is off, rhythm settings has no effect.
bits : 1 - 2 (2 bit)
access : read-write
Pol : PWM output polarity control (R/W) 0: Polarity inversion OFF (default) 1: Polarity inversion ON
bits : 2 - 4 (3 bit)
access : read-write
IntMask : PWM interrupt mask (R/W) 0: Interrupt output enabled 1: Interrupt disabled (default)
bits : 3 - 6 (4 bit)
access : read-write
PWM CH1 output mask set
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Rhythm_Pat : PWM is output during the time this defines. 1 bit corresponds to 50 ms. 0: Output mask ON (No PWM output) 1: Output mask OFF (PWM output) This has no effect when 1-s timer is OFF.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH1 cycle set
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
cycle : Cycle count register determines the PWM output period. 0 to 4095 (0x000 to 0xFFF)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH1 duty set
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Duty : Determines the duty ratio. 0 to 4095 (0x000 to 0xFFF) duty ratio = (this value)/(cycle + 1)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH1 rhythm counter period set
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Unit_startvalue : Counter value setting to count 50 ms 0x0665 for 32.768 kHz (default) 0x9EB0F for 13 MHz Before to change this value, please make sure that PCTRL[1] unit_en = 0, STATE[2] Timer_state = 1, Pwm_state = 1.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH1 status
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Int_state : INT status 0: Not interrupted 1: Interrupted This is cleared when INTClr bit 0 is set to 1.
bits : 0 - 0 (1 bit)
access : read-write
Pwm_state : Cycle counter status 0: ON 1: Idle
bits : 1 - 2 (2 bit)
access : read-write
Timer_state : 1-s timer status 0: ON 1: Idle
bits : 2 - 4 (3 bit)
access : read-write
PWM CH1 interrupt clear
address_offset : 0x118 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IntClr : PWM interrupt clear register (initial 0, W) Writeing 1 to this register clears the interrupt status.
bits : 0 - 0 (1 bit)
access : read-write
PWM CH0 status
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Int_state : INT status 0: Not interrupted 1: Interrupted This is cleared when INTClr bit 0 is set to 1.
bits : 0 - 0 (1 bit)
access : read-write
Pwm_state : Cycle counter status 0: ON 1: Idle
bits : 1 - 2 (2 bit)
access : read-write
Timer_state : 1-s timer status 0: ON 1: Idle
bits : 2 - 4 (3 bit)
access : read-write
PWM CH0 interrupt clear
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IntClr : PWM interrupt clear register (initial 0, W) Writeing 1 to this register clears the interrupt status.
bits : 0 - 0 (1 bit)
access : read-write
PWM CH2 enable control
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : PWM channel enable (R/W) 0: Stop (default) 1: Start Please set cycle and duty before this is set to start.
bits : 0 - 0 (1 bit)
access : read-write
unit_en : 1-s timer enable (R/W) 0: Timer OFF (default) 1: Timer ON Please set this off before unit_starvalue is to be changed. When this is off, rhythm settings has no effect.
bits : 1 - 2 (2 bit)
access : read-write
Pol : PWM output polarity control (R/W) 0: Polarity inversion OFF (default) 1: Polarity inversion ON
bits : 2 - 4 (3 bit)
access : read-write
IntMask : PWM interrupt mask (R/W) 0: Interrupt output enabled 1: Interrupt disabled (default)
bits : 3 - 6 (4 bit)
access : read-write
PWM CH2 output mask set
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Rhythm_Pat : PWM is output during the time this defines. 1 bit corresponds to 50 ms. 0: Output mask ON (No PWM output) 1: Output mask OFF (PWM output) This has no effect when 1-s timer is OFF.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH2 cycle set
address_offset : 0x208 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
cycle : Cycle count register determines the PWM output period. 0 to 4095 (0x000 to 0xFFF)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH2 duty set
address_offset : 0x20C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Duty : Determines the duty ratio. 0 to 4095 (0x000 to 0xFFF) duty ratio = (this value)/(cycle + 1)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH2 rhythm counter period set
address_offset : 0x210 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Unit_startvalue : Counter value setting to count 50 ms 0x0665 for 32.768 kHz (default) 0x9EB0F for 13 MHz Before to change this value, please make sure that PCTRL[1] unit_en = 0, STATE[2] Timer_state = 1, Pwm_state = 1.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH2 status
address_offset : 0x214 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Int_state : INT status 0: Not interrupted 1: Interrupted This is cleared when INTClr bit 0 is set to 1.
bits : 0 - 0 (1 bit)
access : read-write
Pwm_state : Cycle counter status 0: ON 1: Idle
bits : 1 - 2 (2 bit)
access : read-write
Timer_state : 1-s timer status 0: ON 1: Idle
bits : 2 - 4 (3 bit)
access : read-write
PWM CH2 interrupt clear
address_offset : 0x218 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IntClr : PWM interrupt clear register (initial 0, W) Writeing 1 to this register clears the interrupt status.
bits : 0 - 0 (1 bit)
access : read-write
PWM CH3 enable control
address_offset : 0x300 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : PWM channel enable (R/W) 0: Stop (default) 1: Start Please set cycle and duty before this is set to start.
bits : 0 - 0 (1 bit)
access : read-write
unit_en : 1-s timer enable (R/W) 0: Timer OFF (default) 1: Timer ON Please set this off before unit_starvalue is to be changed. When this is off, rhythm settings has no effect.
bits : 1 - 2 (2 bit)
access : read-write
Pol : PWM output polarity control (R/W) 0: Polarity inversion OFF (default) 1: Polarity inversion ON
bits : 2 - 4 (3 bit)
access : read-write
IntMask : PWM interrupt mask (R/W) 0: Interrupt output enabled 1: Interrupt disabled (default)
bits : 3 - 6 (4 bit)
access : read-write
PWM CH3 output mask set
address_offset : 0x304 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Rhythm_Pat : PWM is output during the time this defines. 1 bit corresponds to 50 ms. 0: Output mask ON (No PWM output) 1: Output mask OFF (PWM output) This has no effect when 1-s timer is OFF.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH3 cycle set
address_offset : 0x308 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
cycle : Cycle count register determines the PWM output period. 0 to 4095 (0x000 to 0xFFF)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH3 duty set
address_offset : 0x30C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Duty : Determines the duty ratio. 0 to 4095 (0x000 to 0xFFF) duty ratio = (this value)/(cycle + 1)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH3 rhythm counter period set
address_offset : 0x310 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Unit_startvalue : Counter value setting to count 50 ms 0x0665 for 32.768 kHz (default) 0x9EB0F for 13 MHz Before to change this value, please make sure that PCTRL[1] unit_en = 0, STATE[2] Timer_state = 1, Pwm_state = 1.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH3 status
address_offset : 0x314 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Int_state : INT status 0: Not interrupted 1: Interrupted This is cleared when INTClr bit 0 is set to 1.
bits : 0 - 0 (1 bit)
access : read-write
Pwm_state : Cycle counter status 0: ON 1: Idle
bits : 1 - 2 (2 bit)
access : read-write
Timer_state : 1-s timer status 0: ON 1: Idle
bits : 2 - 4 (3 bit)
access : read-write
PWM CH3 interrupt clear
address_offset : 0x318 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
IntClr : PWM interrupt clear register (initial 0, W) Writeing 1 to this register clears the interrupt status.
bits : 0 - 0 (1 bit)
access : read-write
PWM CH0 output mask set
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Rhythm_Pat : PWM is output during the time this defines. 1 bit corresponds to 50 ms. 0: Output mask ON (No PWM output) 1: Output mask OFF (PWM output) This has no effect when 1-s timer is OFF.
bits : 0 - 19 (20 bit)
access : read-write
PWM CH0 cycle set
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
cycle : Cycle count register determines the PWM output period. 0 to 4095 (0x000 to 0xFFF)
bits : 0 - 11 (12 bit)
access : read-write
PWM CH0 duty set
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Duty : Determines the duty ratio. 0 to 4095 (0x000 to 0xFFF) duty ratio = (this value)/(cycle + 1)
bits : 0 - 11 (12 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.