\n

PCBZ

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

Registers

CKS0

CKS1


CKS0

Clock output select registers 0
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CKS0 CKS0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CCS0 CSEL0 PCLOE0

CCS0 : PCLBUZ0 output clock select
bits : 0 - 2 (3 bit)

CSEL0 : PCLBUZ0 output clock select
bits : 3 - 6 (4 bit)

PCLOE0 : PCLBUZ0 pin output enable
bits : 7 - 14 (8 bit)


CKS1

Clock output select registers 1
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CKS1 CKS1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CCS1 CSEL1 PCLOE1

CCS1 : PCLBUZ1 output clock select
bits : 0 - 2 (3 bit)

CSEL1 : PCLBUZ1 output clock select
bits : 3 - 6 (4 bit)

PCLOE1 : PCLBUZ1 pin output enable
bits : 7 - 14 (8 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.