\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :
Timer counter register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Timer count buffer register
address_offset : 0x2 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Timer control register 1
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OVIE : Enables overflow interrupt
bits : 0 - 0 (1 bit)
TM_TRIG : Selects a hardware start trigger from timer M
bits : 1 - 2 (2 bit)
TRIG_MD_HW : Selects operation in a count mode selected by a trigger from timer M
bits : 2 - 4 (3 bit)
TRIG_MD_SW : Signal for enabling TC counter reset by software
bits : 3 - 6 (4 bit)
START_MD : Selects count start source
bits : 4 - 8 (5 bit)
TCK : Selects count source
bits : 5 - 12 (8 bit)
Timer control register 2
address_offset : 0x5 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSTART : counter start
bits : 0 - 0 (1 bit)
CMP1_TCR : Selects operation to be performed when a trigger is generated from comparator 1
bits : 1 - 3 (3 bit)
Timer status register
address_offset : 0x6 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TCOVF : Overflow status of TC counter
bits : 0 - 0 (1 bit)
TCSB : Counter status flag
bits : 1 - 2 (2 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.