\n

RTC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection :

Registers

SUBCUD

ITMC

SEC

MIN

HOUR

WEEK

DAY

MONTH

YEAR

ALARMWM

ALARMWH

ALARMWW

RTCC0

RTCC1


SUBCUD

Watch error correction register
address_offset : 0x34 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SUBCUD SUBCUD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 F DEV

F : watch error correction value
bits : 0 - 12 (13 bit)

DEV : watch error correction timing
bits : 15 - 30 (16 bit)


ITMC

15-bit interval timer control register
address_offset : 0x50 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ITMC ITMC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ITCMP RINTE

ITCMP : 15-bit interval timer compare value
bits : 0 - 14 (15 bit)

RINTE : 15-bit interval timer operation control
bits : 15 - 30 (16 bit)


SEC

Second count register
address_offset : 0x52 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SEC SEC read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

MIN

Minute count register
address_offset : 0x53 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MIN MIN read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

HOUR

Hour count register
address_offset : 0x54 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

HOUR HOUR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

WEEK

Week count register
address_offset : 0x55 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WEEK WEEK read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

DAY

Day count register
address_offset : 0x56 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAY DAY read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

MONTH

Month count register
address_offset : 0x57 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

MONTH MONTH read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

YEAR

Year count register
address_offset : 0x58 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

YEAR YEAR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

ALARMWM

Alarm minute register
address_offset : 0x5A Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALARMWM ALARMWM read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

ALARMWH

Alarm hour register
address_offset : 0x5B Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALARMWH ALARMWH read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

ALARMWW

Alarm week register
address_offset : 0x5C Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ALARMWW ALARMWW read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

RTCC0

Real-time clock control register 0
address_offset : 0x5D Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RTCC0 RTCC0 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 CT AMPM RCLOE RTCE

CT : Constant-period interrupt (INTRTC) selection
bits : 0 - 2 (3 bit)

AMPM : Selection of 12-/24-hour system
bits : 3 - 6 (4 bit)

RCLOE : RTC1HZ pin output enable
bits : 5 - 10 (6 bit)

RTCE : Real-time clock operation control
bits : 7 - 14 (8 bit)


RTCC1

Real-time clock control register 1
address_offset : 0x5E Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RTCC1 RTCC1 read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 RWAIT RWST RIFG WAFG WALIE WALE

RWAIT : Wait control of real-time clock
bits : 0 - 0 (1 bit)

RWST : Wait status flag of real-time clock
bits : 1 - 2 (2 bit)

RIFG : Constant-period interrupt status flag
bits : 3 - 6 (4 bit)

WAFG : Alarm detection status flag
bits : 4 - 8 (5 bit)

WALIE : Control of alarm interrupt (INTRTC) function operation
bits : 6 - 12 (7 bit)

WALE : Alarm operation control
bits : 7 - 14 (8 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.