\n

IRDA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection :

Registers

IRCR


IRCR

IrDA control register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IRCR IRCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IRRXINV IRTXINV IRCKS IRE

IRRXINV : IrRxD data polarity switching
bits : 2 - 4 (3 bit)

IRTXINV : IrRxD data polarity switching
bits : 3 - 6 (4 bit)

IRCKS : IrRxD clock selection
bits : 4 - 10 (7 bit)

IRE : IrRxD enable
bits : 7 - 14 (8 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.