\n

SAF

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x30000 byte (0x0)
mem_usage : registers
protection :

Registers

CRC0CTL

PGCRCL

SFRGD

CRCD

CRCIN

RPECTL


CRC0CTL

Flash memory CRC control register
address_offset : 0x1710 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRC0CTL CRC0CTL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 FEA CRC0EN

FEA : High-speed CRC operation range
bits : 0 - 6 (7 bit)

CRC0EN : Control of high-speed CRC operation
bits : 7 - 14 (8 bit)


PGCRCL

Flash memory CRC operation result register
address_offset : 0x1712 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PGCRCL PGCRCL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

SFRGD

SFR guard control register
address_offset : 0x20378 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SFRGD SFRGD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CRCD

CRC data register
address_offset : 0x231FA Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCD CRCD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CRCIN

CRC input register
address_offset : 0x232AC Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCIN CRCIN read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0

RPECTL

RAM parity error control register
address_offset : 0x325 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RPECTL RPECTL read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 RPEF RPERDIS

RPEF : Parity error status flag
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : NoError

No parity error has occurred

1 : Error

Parity error has occurred

End of enumeration elements list.

RPERDIS : Disable RAM parity error reset
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : Enable

Enable parity error reset

1 : Disable

Disable parity error reset

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.