\n

FMC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xFFF byte (0x0)
mem_usage : registers
protection :

Registers

CON

LOCK

ADR

DAT

CMD


CON

FMC Control Register.
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CON CON read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FMCE FMCB

FMCE : Flash Boot Address Mapping Enable.
bits : 4 - 8 (5 bit)

Enumeration: ENUM

0 : Boot from ISP ROM

Flash mapping is enabled. Boot from ISP ROM

1 : Boot from Flash Rom

Flash mapping is disable.

End of enumeration elements list.

FMCB : FMC Busy
bits : 5 - 10 (6 bit)

Enumeration: ENUM

0 : Normal operation

FMC normal operation

1 : Busy

FMC Busy

End of enumeration elements list.


LOCK

FMC Lock Register.
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

LOCK LOCK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LOCK

LOCK : write 0x55AA6699,enable FMC other register.write other value,disable FMC other register.
bits : 0 - 31 (32 bit)

Enumeration: ENUM

0x55AA6699 : enable

write 0x55AA6699.

0x00 : disable

write 0x00.

End of enumeration elements list.


ADR

FMC Address Register.
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ADR ADR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADDR0 ADDR2

ADDR0 : keep 2'b00.
bits : 0 - 1 (2 bit)
access : read-only

ADDR2 : It supports word operation.
bits : 2 - 30 (29 bit)


DAT

FMC Data Register.
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAT DAT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DAT

DAT : FMC Data register
bits : 0 - 31 (32 bit)


CMD

FMC Command Register.
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CMD CMD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 FUNC

FUNC : FMC function
bits : 0 - 2 (3 bit)

Enumeration: ENUM

0 : default

default

1 : Read data

read data

2 : Write data

Write data

3 : Page erasure

page erasure

6 : All erasure

all erasure

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.