\n

SPI

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

CR1

CRCPR

RXCRCR

TXCRCR

I2SCFGR

I2SPR

CR2

SR

DR


CR1

control register 1
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR1 CR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CPHA CPOL MSTR BR SPE LSBFIRST SSI SSM RXONLY DFF CRCNEXT CRCEN BIDIOE BIDIMODE

CPHA : Clock phase
bits : 0 - 0 (1 bit)

CPOL : Clock polarity
bits : 1 - 1 (1 bit)

MSTR : Master selection
bits : 2 - 2 (1 bit)

BR : Baud rate control
bits : 3 - 5 (3 bit)

SPE : SPI enable
bits : 6 - 6 (1 bit)

LSBFIRST : Frame format
bits : 7 - 7 (1 bit)

SSI : Internal slave select
bits : 8 - 8 (1 bit)

SSM : Software slave management
bits : 9 - 9 (1 bit)

RXONLY : Receive only
bits : 10 - 10 (1 bit)

DFF : Data frame format
bits : 11 - 11 (1 bit)

CRCNEXT : CRC transfer next
bits : 12 - 12 (1 bit)

CRCEN : Hardware CRC calculation enable
bits : 13 - 13 (1 bit)

BIDIOE : Output enable in bidirectional mode
bits : 14 - 14 (1 bit)

BIDIMODE : Bidirectional data mode enable
bits : 15 - 15 (1 bit)


CRCPR

CRC polynomial register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CRCPR CRCPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CRCPOLY

CRCPOLY : CRC polynomial register
bits : 0 - 15 (16 bit)


RXCRCR

RX CRC register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RXCRCR RXCRCR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RxCRC

RxCRC : Rx CRC register
bits : 0 - 15 (16 bit)


TXCRCR

TX CRC register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

TXCRCR TXCRCR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TxCRC

TxCRC : Tx CRC register
bits : 0 - 15 (16 bit)


I2SCFGR

I2S configuration register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2SCFGR I2SCFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CHLEN DATLEN CKPOL I2SSTD PCMSYNC I2SCFG I2SE I2SMOD

CHLEN : Channel length (number of bits per audio channel)
bits : 0 - 0 (1 bit)

DATLEN : Data length to be transferred
bits : 1 - 2 (2 bit)

CKPOL : Steady state clock polarity
bits : 3 - 3 (1 bit)

I2SSTD : I2S standard selection
bits : 4 - 5 (2 bit)

PCMSYNC : PCM frame synchronization
bits : 7 - 7 (1 bit)

I2SCFG : I2S configuration mode
bits : 8 - 9 (2 bit)

I2SE : I2S Enable
bits : 10 - 10 (1 bit)

I2SMOD : I2S mode selection
bits : 11 - 11 (1 bit)


I2SPR

I2S prescaler register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

I2SPR I2SPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I2SDIV ODD MCKOE

I2SDIV : I2S Linear prescaler
bits : 0 - 7 (8 bit)

ODD : Odd factor for the prescaler
bits : 8 - 8 (1 bit)

MCKOE : Master clock output enable
bits : 9 - 9 (1 bit)


CR2

control register 2
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR2 CR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDMAEN TXDMAEN SSOE NSSP FRF ERRIE RXNEIE TXEIE DS FRXTH LDMA_RX LDMA_TX

RXDMAEN : Rx buffer DMA enable
bits : 0 - 0 (1 bit)

TXDMAEN : Tx buffer DMA enable
bits : 1 - 1 (1 bit)

SSOE : SS output enable
bits : 2 - 2 (1 bit)

NSSP : NSS pulse management
bits : 3 - 3 (1 bit)

FRF : Frame format
bits : 4 - 4 (1 bit)

ERRIE : Error interrupt enable
bits : 5 - 5 (1 bit)

RXNEIE : RX buffer not empty interrupt enable
bits : 6 - 6 (1 bit)

TXEIE : Tx buffer empty interrupt enable
bits : 7 - 7 (1 bit)

DS : Data size
bits : 8 - 11 (4 bit)

FRXTH : FIFO reception threshold
bits : 12 - 12 (1 bit)

LDMA_RX : Last DMA transfer for reception
bits : 13 - 13 (1 bit)

LDMA_TX : Last DMA transfer for transmission
bits : 14 - 14 (1 bit)


SR

status register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SR SR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXNE TXE CHSIDE UDR CRCERR MODF OVR BSY TIFRFE FRLVL FTLVL

RXNE : Receive buffer not empty
bits : 0 - 0 (1 bit)
access : read-only

TXE : Transmit buffer empty
bits : 1 - 1 (1 bit)
access : read-only

CHSIDE : Channel side
bits : 2 - 2 (1 bit)
access : read-only

UDR : Underrun flag
bits : 3 - 3 (1 bit)
access : read-only

CRCERR : CRC error flag
bits : 4 - 4 (1 bit)
access : read-write

MODF : Mode fault
bits : 5 - 5 (1 bit)
access : read-only

OVR : Overrun flag
bits : 6 - 6 (1 bit)
access : read-only

BSY : Busy flag
bits : 7 - 7 (1 bit)
access : read-only

TIFRFE : TI frame format error
bits : 8 - 8 (1 bit)
access : read-only

FRLVL : FIFO reception level
bits : 9 - 10 (2 bit)
access : read-only

FTLVL : FIFO transmission level
bits : 11 - 12 (2 bit)
access : read-only


DR

data register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DR DR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DR

DR : Data register
bits : 0 - 15 (16 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.