\n

PMU

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x14 byte (0x0)
mem_usage : registers
protection :

Registers

CR

ISR

WKTR

WKFR

IER


CR

Power Management Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PMOD CVS SLPDP WKFSEL LDO15EN_B LDO15EN LDO_LPM

PMOD : PMOD field description
bits : 0 - 1 (2 bit)
access : read-write

CVS : CVS field description
bits : 8 - 8 (1 bit)
access : read-write

SLPDP : SLPDP field description
bits : 9 - 9 (1 bit)
access : read-write

WKFSEL : WKFSEL field description
bits : 10 - 11 (2 bit)
access : read-write

LDO15EN_B : LDO15EN_B field description
bits : 16 - 16 (1 bit)
access : read-only

LDO15EN : LDO15EN field description
bits : 17 - 17 (1 bit)
access : read-only

LDO_LPM : LDO_LPM field description
bits : 18 - 19 (2 bit)
access : read-write


ISR

PMU Interrupt and Status Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RTCEIF SLPEIF LPACTEIF LPRUNEIF

RTCEIF : RTCEIF field description
bits : 0 - 0 (1 bit)

SLPEIF : SLPEIF field description
bits : 1 - 1 (1 bit)

LPACTEIF : LPACTEIF field description
bits : 2 - 2 (1 bit)

LPRUNEIF : LPRUNEIF field description
bits : 3 - 3 (1 bit)


WKTR

Wakeup Time Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WKTR WKTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 T1A STPCLR

T1A : T1A field description
bits : 0 - 1 (2 bit)

STPCLR : STPCLR field description
bits : 2 - 2 (1 bit)


WKFR

Wakeup Source Flags Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WKFR WKFR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WKPxF DBGWKF BSTWKF LPTWKF COMP1WKF COMP2WKF LPU0WKF LPU1WKF I2CWKF IOWKF VREFWKF LFDETWKF SVDWKF RTCWKF ADCWKF

WKPxF : WKPxF field description
bits : 0 - 7 (8 bit)
access : read-write

DBGWKF : DBGWKF field description
bits : 8 - 8 (1 bit)
access : read-write

BSTWKF : BSTWKF field description
bits : 9 - 9 (1 bit)
access : read-only

LPTWKF : LPTWKF field description
bits : 10 - 10 (1 bit)
access : read-only

COMP1WKF : COMP1WKF field description
bits : 16 - 16 (1 bit)
access : read-only

COMP2WKF : COMP2WKF field description
bits : 17 - 17 (1 bit)
access : read-only

LPU0WKF : LPU0WKF field description
bits : 20 - 20 (1 bit)
access : read-only

LPU1WKF : LPU1WKF field description
bits : 21 - 21 (1 bit)
access : read-only

I2CWKF : I2CWKF field description
bits : 23 - 23 (1 bit)
access : read-only

IOWKF : IOWKF field description
bits : 24 - 24 (1 bit)
access : read-only

VREFWKF : VREFWKF field description
bits : 25 - 25 (1 bit)
access : read-only

LFDETWKF : LFDETWKF field description
bits : 26 - 26 (1 bit)
access : read-only

SVDWKF : SVDWKF field description
bits : 27 - 27 (1 bit)
access : read-only

RTCWKF : RTCWKF field description
bits : 28 - 28 (1 bit)
access : read-only

ADCWKF : ADCWKF field description
bits : 31 - 31 (1 bit)
access : read-only


IER

PMU Interrupt Enable Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER IER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RTCEIE SLPEIE LPACTEIE LPRUNEIE

RTCEIE : RTCEIE field description
bits : 0 - 0 (1 bit)

SLPEIE : SLPEIE field description
bits : 1 - 1 (1 bit)

LPACTEIE : LPACTEIE field description
bits : 2 - 2 (1 bit)

LPRUNEIE : LPRUNEIE field description
bits : 3 - 3 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.