\n

FLS

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x24 byte (0x0)
mem_usage : registers
protection :

Registers

RDCR

ACLOCK2

EPCR

KEY

IER

ISR

PFCR

OPTBR

ACLOCK1


RDCR

Flash Read Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RDCR RDCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WAIT

WAIT : WAIT field description
bits : 0 - 1 (2 bit)


ACLOCK2

Flash Application Code Lock Register2
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ACLOCK2 ACLOCK2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LOCK2

LOCK2 : LOCK2 field description
bits : 0 - 31 (32 bit)


EPCR

Flash Erase/Program Control Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EPCR EPCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EREQ PREQ ERTYPE

EREQ : EREQ field description
bits : 0 - 0 (1 bit)

PREQ : PREQ field description
bits : 1 - 1 (1 bit)

ERTYPE : ERTYPE field description
bits : 8 - 9 (2 bit)


KEY

Flash Key Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

KEY KEY write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY

KEY : KEY field description
bits : 0 - 31 (32 bit)


IER

Flash Interrupt Enable Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER IER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ERDIE PRDIE CKIE KEYIE AUTHIE OTPIE

ERDIE : ERDIE field description
bits : 0 - 0 (1 bit)

PRDIE : PRDIE field description
bits : 1 - 1 (1 bit)

CKIE : CKIE field description
bits : 8 - 8 (1 bit)

KEYIE : KEYIE field description
bits : 9 - 9 (1 bit)

AUTHIE : AUTHIE field description
bits : 10 - 10 (1 bit)

OTPIE : OTPIE field description
bits : 11 - 11 (1 bit)


ISR

Flash Interrupt Status Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ERD PRD CKERR KEYERR AUTHERR OTPERR BTSF KEYSTA

ERD : ERD field description
bits : 0 - 0 (1 bit)
access : read-write

PRD : PRD field description
bits : 1 - 1 (1 bit)
access : read-write

CKERR : CKERR field description
bits : 8 - 8 (1 bit)
access : read-write

KEYERR : KEYERR field description
bits : 9 - 9 (1 bit)
access : read-write

AUTHERR : AUTHERR field description
bits : 10 - 10 (1 bit)
access : read-write

OTPERR : OTPERR field description
bits : 11 - 11 (1 bit)
access : read-write

BTSF : BTSF field description
bits : 16 - 16 (1 bit)
access : read-only

KEYSTA : KEYSTA field description
bits : 17 - 19 (3 bit)
access : read-only


PFCR

Flash Prefetch Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PFCR PFCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRFTEN

PRFTEN : PRFTEN field description
bits : 0 - 0 (1 bit)


OPTBR

Flash Option Bytes Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

OPTBR OPTBR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DBRDPEN ACLOCKEN BTSEN DFLSEN IF1LOCK IF2LOCK IWDTSLP

DBRDPEN : DBRDPEN field description
bits : 0 - 1 (2 bit)

ACLOCKEN : ACLOCKEN field description
bits : 2 - 3 (2 bit)

BTSEN : BTSEN field description
bits : 8 - 9 (2 bit)

DFLSEN : DFLSEN field description
bits : 10 - 10 (1 bit)

IF1LOCK : IF1LOCK field description
bits : 17 - 17 (1 bit)

IF2LOCK : IF2LOCK field description
bits : 18 - 18 (1 bit)

IWDTSLP : IWDTSLP field description
bits : 31 - 31 (1 bit)


ACLOCK1

Flash Application Code Lock Register1
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ACLOCK1 ACLOCK1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LOCK1

LOCK1 : LOCK1 field description
bits : 0 - 31 (32 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.