\n
address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :
PDR Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EN : EN field description
bits : 0 - 0 (1 bit)
CFG : CFG field description
bits : 1 - 2 (2 bit)
BOR Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OFF_BOR_1P2 : OFF_BOR_1P2 field description
bits : 0 - 0 (1 bit)
OFF_BOR_1P0 : OFF_BOR_1P0 field description
bits : 1 - 1 (1 bit)
CFG : CFG field description
bits : 2 - 3 (2 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.