\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :
OPA2 Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EN : EN field description
bits : 0 - 0 (1 bit)
LPM : LPM field description
bits : 1 - 1 (1 bit)
MOD : MOD field description
bits : 2 - 3 (2 bit)
DF : DF field description
bits : 7 - 7 (1 bit)
VPSEL : VPSEL field description
bits : 8 - 8 (1 bit)
VNSEL : VNSEL field description
bits : 9 - 11 (3 bit)
OPA2 Calibration Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PCAL : PCAL field description
bits : 0 - 4 (5 bit)
PCAL_EN : PCAL_EN field description
bits : 15 - 15 (1 bit)
NCAL : NCAL field description
bits : 16 - 20 (5 bit)
NCAL_EN : NCAL_EN field description
bits : 31 - 31 (1 bit)
OPA2 Interrupt Enable Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RIE : RIE field description
bits : 0 - 0 (1 bit)
FIE : FIE field description
bits : 1 - 1 (1 bit)
OPA2 Interrupt Status Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RIF : RIF field description
bits : 0 - 0 (1 bit)
access : read-write
FIF : FIF field description
bits : 1 - 1 (1 bit)
access : read-write
OUT : OUT field description
bits : 15 - 15 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.