\n

OPA2

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

Registers

CR

CALR

IER

ISR


CR

OPA2 Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN LPM MOD DF VPSEL VNSEL

EN : EN field description
bits : 0 - 0 (1 bit)

LPM : LPM field description
bits : 1 - 1 (1 bit)

MOD : MOD field description
bits : 2 - 3 (2 bit)

DF : DF field description
bits : 7 - 7 (1 bit)

VPSEL : VPSEL field description
bits : 8 - 8 (1 bit)

VNSEL : VNSEL field description
bits : 9 - 11 (3 bit)


CALR

OPA2 Calibration Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CALR CALR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PCAL PCAL_EN NCAL NCAL_EN

PCAL : PCAL field description
bits : 0 - 4 (5 bit)

PCAL_EN : PCAL_EN field description
bits : 15 - 15 (1 bit)

NCAL : NCAL field description
bits : 16 - 20 (5 bit)

NCAL_EN : NCAL_EN field description
bits : 31 - 31 (1 bit)


IER

OPA2 Interrupt Enable Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER IER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RIE FIE

RIE : RIE field description
bits : 0 - 0 (1 bit)

FIE : FIE field description
bits : 1 - 1 (1 bit)


ISR

OPA2 Interrupt Status Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RIF FIF OUT

RIF : RIF field description
bits : 0 - 0 (1 bit)
access : read-write

FIF : FIF field description
bits : 1 - 1 (1 bit)
access : read-write

OUT : OUT field description
bits : 15 - 15 (1 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.