\n

COMP

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

Registers

CR1

CR2

ICR

ISR


CR1

ComparatorControl Register 1
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR1 CR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP1EN V1NSEL V1PSEL POL CMP1O

CMP1EN : CMP1EN field description
bits : 0 - 0 (1 bit)
access : read-write

V1NSEL : V1NSEL field description
bits : 1 - 2 (2 bit)
access : read-write

V1PSEL : V1PSEL field description
bits : 3 - 4 (2 bit)
access : read-write

POL : POL field description
bits : 5 - 5 (1 bit)
access : read-write

CMP1O : CMP1O field description
bits : 8 - 8 (1 bit)
access : read-only


CR2

Comparator Control Register 2
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR2 CR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP2EN V2NSEL V2PSEL POL CMP2O

CMP2EN : CMP2EN field description
bits : 0 - 0 (1 bit)
access : read-write

V2NSEL : V2NSEL field description
bits : 1 - 2 (2 bit)
access : read-write

V2PSEL : V2PSEL field description
bits : 3 - 3 (1 bit)
access : read-write

POL : POL field description
bits : 5 - 5 (1 bit)
access : read-write

CMP2O : CMP2O field description
bits : 8 - 8 (1 bit)
access : read-only


ICR

Comparator Interrupt Config Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ICR ICR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP1IE CMP2IE CMP1SEL CMP2SEL CMP1DF CMP2DF

CMP1IE : CMP1IE field description
bits : 0 - 0 (1 bit)

CMP2IE : CMP2IE field description
bits : 1 - 1 (1 bit)

CMP1SEL : CMP1SEL field description
bits : 2 - 3 (2 bit)

CMP2SEL : CMP2SEL field description
bits : 4 - 5 (2 bit)

CMP1DF : CMP1DF field description
bits : 8 - 8 (1 bit)

CMP2DF : CMP2DF field description
bits : 9 - 9 (1 bit)


ISR

Comparator Interrupt Status Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CMP1IF CMP2IF

CMP1IF : CMP1IF field description
bits : 0 - 0 (1 bit)

CMP2IF : CMP2IF field description
bits : 1 - 1 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.