\n

U7816

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x24 byte (0x0)
mem_usage : registers
protection :

Registers

CR

BGR

RXBUF

TXBUF

IER

ISR

FFR

EGTR

PSC


CR

U7816 Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HPUEN HPUAT CKOEN RXEN TXEN

HPUEN : HPUEN field description
bits : 1 - 1 (1 bit)

HPUAT : HPUAT field description
bits : 2 - 2 (1 bit)

CKOEN : CKOEN field description
bits : 3 - 3 (1 bit)

RXEN : RXEN field description
bits : 4 - 4 (1 bit)

TXEN : TXEN field description
bits : 5 - 5 (1 bit)


BGR

U7816 Baud rate Generator Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

BGR BGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PDIV

PDIV : PDIV field description
bits : 0 - 11 (12 bit)


RXBUF

U7816 Receive Buffer
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

RXBUF RXBUF read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXBUF

RXBUF : RXBUF field description
bits : 0 - 7 (8 bit)


TXBUF

U7816 Transmit Buffer
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

TXBUF TXBUF write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TXBUF

TXBUF : TXBUF field description
bits : 0 - 7 (8 bit)


IER

U7816 Interrupt Enable Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IER IER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LSIE TXIE RXIE

LSIE : LSIE field description
bits : 0 - 0 (1 bit)

TXIE : TXIE field description
bits : 1 - 1 (1 bit)

RXIE : RXIE field description
bits : 2 - 2 (1 bit)


ISR

U7816 Interrupt Status Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ISR ISR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ERRIF TXIF RXIF OVERR FRERR RPARERR TPARERR RXBUSY TXBUSY WAIT_RPT

ERRIF : ERRIF field description
bits : 0 - 0 (1 bit)
access : read-only

TXIF : TXIF field description
bits : 1 - 1 (1 bit)
access : read-only

RXIF : RXIF field description
bits : 2 - 2 (1 bit)
access : read-only

OVERR : OVERR field description
bits : 8 - 8 (1 bit)
access : read-write

FRERR : FRERR field description
bits : 9 - 9 (1 bit)
access : read-write

RPARERR : RPARERR field description
bits : 10 - 10 (1 bit)
access : read-write

TPARERR : TPARERR field description
bits : 11 - 11 (1 bit)
access : read-write

RXBUSY : RXBUSY field description
bits : 16 - 16 (1 bit)
access : read-only

TXBUSY : TXBUSY field description
bits : 17 - 17 (1 bit)
access : read-only

WAIT_RPT : WAIT_RPT field description
bits : 18 - 18 (1 bit)
access : read-only


FFR

U7816 Frame Format Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FFR FFR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DICONV RREPEN TREPEN RFREN PAR REP_T BGTEN ERSGD ERSW SFREN

DICONV : DICONV field description
bits : 0 - 0 (1 bit)

RREPEN : RREPEN field description
bits : 1 - 1 (1 bit)

TREPEN : TREPEN field description
bits : 2 - 2 (1 bit)

RFREN : RFREN field description
bits : 3 - 3 (1 bit)

PAR : PAR field description
bits : 4 - 5 (2 bit)

REP_T : REP_T field description
bits : 6 - 6 (1 bit)

BGTEN : BGTEN field description
bits : 7 - 7 (1 bit)

ERSGD : ERSGD field description
bits : 8 - 8 (1 bit)

ERSW : ERSW field description
bits : 9 - 10 (2 bit)

SFREN : SFREN field description
bits : 11 - 11 (1 bit)


EGTR

U7816 Extra Guard Time Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

EGTR EGTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TXEGT

TXEGT : TXEGT field description
bits : 0 - 7 (8 bit)


PSC

U7816 Prescaler Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PSC PSC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLKDIV

CLKDIV : CLKDIV field description
bits : 0 - 4 (5 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.