\n

ENET

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

PTP_TSCTL

PTP_TSUH

PTP_TSUL

PTP_TSADDEND

PTP_ETH

PTP_ETL

PTP_SSINC

PTP_TSH

PTP_TSL


PTP_TSCTL

Ethernet PTP time stamp control register (PTP_TSCTL)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_TSCTL PTP_TSCTL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TMSEN TMSFCU TMSSTI TMSSTU TMSITEN TMSARU

TMSEN : Time stamp enable
bits : 0 - 0 (1 bit)

TMSFCU : Time stamp fine or coarse update
bits : 1 - 1 (1 bit)

TMSSTI : Time stamp system time initialize
bits : 2 - 2 (1 bit)

TMSSTU : Time stamp system time update
bits : 3 - 3 (1 bit)

TMSITEN : Time stamp interrupt trigger enable
bits : 4 - 4 (1 bit)

TMSARU : Time stamp addend register update
bits : 5 - 5 (1 bit)


PTP_TSUH

Ethernet PTP time stamp high update register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_TSUH PTP_TSUH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TMSUS

TMSUS : Time stamp update second
bits : 0 - 31 (32 bit)


PTP_TSUL

Ethernet PTP time stamp low update register (PTP_TSUL)
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_TSUL PTP_TSUL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TMSUSS TMSUPNS

TMSUSS : Time stamp update subseconds
bits : 0 - 30 (31 bit)

TMSUPNS : Time stamp update positive or negative sign
bits : 31 - 31 (1 bit)


PTP_TSADDEND

Ethernet PTP time stamp addend register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_TSADDEND PTP_TSADDEND read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TMSA

TMSA : Time stamp addend
bits : 0 - 31 (32 bit)


PTP_ETH

Ethernet PTP expected time high register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_ETH PTP_ETH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ETSH

ETSH : Expected time stamp high
bits : 0 - 31 (32 bit)


PTP_ETL

Ethernet PTP expected time low register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_ETL PTP_ETL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ETSL

ETSL : Expected time stamp low
bits : 0 - 31 (32 bit)


PTP_SSINC

Ethernet PTP subsecond increment register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PTP_SSINC PTP_SSINC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STMSSI

STMSSI : System time subsecond increment
bits : 0 - 7 (8 bit)


PTP_TSH

Ethernet PTP time stamp high register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PTP_TSH PTP_TSH read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STMS

STMS : System time second
bits : 0 - 31 (32 bit)


PTP_TSL

Ethernet PTP time stamp low register (PTP_TSL)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PTP_TSL PTP_TSL read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STMSS STS

STMSS : System time subseconds
bits : 0 - 30 (31 bit)

STS : System time sign
bits : 31 - 31 (1 bit)



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.