\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
Control register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SLCDON : SLCD controller start
bits : 0 - 0 (1 bit)
access : read-write
VSRC : SLCD voltage source
bits : 1 - 1 (1 bit)
access : read-write
DUTY : Duty select
bits : 2 - 4 (3 bit)
access : read-write
BIAS : Bias select
bits : 5 - 6 (2 bit)
access : read-write
COMS : Common/segment padselect
bits : 7 - 7 (1 bit)
access : read-write
SLCD display data register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA0 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD display data register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA1 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD display data register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA2 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD display data register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA3 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD display data register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA4 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD display data register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA5 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD configuration register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
HDEN : High drive enable
bits : 0 - 0 (1 bit)
access : read-write
SOFIE : Start of frame interrupt enable
bits : 1 - 1 (1 bit)
access : read-write
UPDIE : SLCD update done interrupt enable
bits : 3 - 3 (1 bit)
access : read-write
PULSE : Pulse on duration
bits : 4 - 6 (3 bit)
access : read-write
DTD : Dead time duration
bits : 7 - 9 (3 bit)
access : read-write
CONR : Contrast ratio
bits : 10 - 12 (3 bit)
access : read-write
BLKDIV : Blink frequency divider
bits : 13 - 15 (3 bit)
access : read-write
BLKMOD : Blink mode
bits : 16 - 17 (2 bit)
access : read-write
DIV : SLCD clock divider
bits : 18 - 21 (4 bit)
access : read-write
PSC : SLCD clock prescaler
bits : 22 - 25 (4 bit)
access : read-write
SLCD display data register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA6 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD display data register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SEG_DATA7 : Each bit corresponds to one segment to display
bits : 0 - 31 (32 bit)
access : read-write
SLCD status flag register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ONF : SLCD controller on flag
bits : 0 - 0 (1 bit)
access : read-only
SOF : Start of frame flag
bits : 1 - 1 (1 bit)
access : read-only
UPRF : Update SLCD data request flag
bits : 2 - 2 (1 bit)
access : read-write
UPDF : Update SLCD data done flag
bits : 3 - 3 (1 bit)
access : read-only
VRDYF : SLCD voltage ready flag
bits : 4 - 4 (1 bit)
access : read-only
SYNF : SLCD_CFG register synchronization flag
bits : 5 - 5 (1 bit)
access : read-only
SLCD status flag clear register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SOFC : Start of frame flag clear
bits : 1 - 1 (1 bit)
access : read-write
UPDC : SLCD data update done clear bit
bits : 3 - 3 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.