\n
address_offset : 0x0 Bytes (0x0)
    size : 0xF00 byte (0x0)
    mem_usage : registers
    protection : 
    
address_offset : 0x33D Bytes (0x0)
    size : 0xC3 byte (0x0)
    mem_usage : reserved
    protection : 
    
    Interrupt Set Enable Register
    address_offset : 0x0 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
SETENA : SETENA
    bits : 0 - 31 (32 bit)
    Interrupt Set-Pending Register
    address_offset : 0x100 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
SETPEND : SETPEND
    bits : 0 - 31 (32 bit)
    Interrupt Clear-Pending Register
    address_offset : 0x180 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
CLRPEND : CLRPEND
    bits : 0 - 31 (32 bit)
    Interrupt Active bit Register
    address_offset : 0x200 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
IABR : IABR
    bits : 0 - 31 (32 bit)
    Interrupt Priority Register 0
    address_offset : 0x300 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_00 : PRI_00
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 1
    address_offset : 0x301 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_01 : PRI_01
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 2
    address_offset : 0x302 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_02 : PRI_02
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 3
    address_offset : 0x303 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_03 : PRI_03
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 4
    address_offset : 0x304 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_04 : PRI_04
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 5
    address_offset : 0x305 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_05 : PRI_05
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 6
    address_offset : 0x306 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_06 : PRI_06
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 7
    address_offset : 0x307 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_07 : PRI_07
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 8
    address_offset : 0x308 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_08 : PRI_08
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 9
    address_offset : 0x309 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_09 : PRI_09
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 10
    address_offset : 0x30A Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_10 : PRI_10
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 11
    address_offset : 0x30B Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_11 : PRI_11
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 12
    address_offset : 0x30C Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_12 : PRI_12
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 13
    address_offset : 0x30D Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_13 : PRI_13
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 14
    address_offset : 0x30E Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_14 : PRI_14
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 15
    address_offset : 0x30F Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_15 : PRI_15
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 16
    address_offset : 0x310 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_16 : PRI_16
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 17
    address_offset : 0x311 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_17 : PRI_17
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 18
    address_offset : 0x312 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_18 : PRI_18
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 19
    address_offset : 0x313 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_19 : PRI_19
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 20
    address_offset : 0x314 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_20 : PRI_20
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 21
    address_offset : 0x315 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_21 : PRI_21
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 22
    address_offset : 0x316 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_22 : PRI_22
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 23
    address_offset : 0x317 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_23 : PRI_23
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 24
    address_offset : 0x318 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_24 : PRI_24
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 25
    address_offset : 0x319 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_25 : PRI_25
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 26
    address_offset : 0x31A Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_26 : PRI_26
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 27
    address_offset : 0x31B Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_27 : PRI_27
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 28
    address_offset : 0x31C Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_28 : PRI_28
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 29
    address_offset : 0x31D Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_29 : PRI_29
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 30
    address_offset : 0x31E Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_30 : PRI_30
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 31
    address_offset : 0x31F Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_31 : PRI_31
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 32
    address_offset : 0x320 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_32 : PRI_32
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 33
    address_offset : 0x321 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_33 : PRI_33
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 34
    address_offset : 0x322 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_34 : PRI_34
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 35
    address_offset : 0x323 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_35 : PRI_35
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 36
    address_offset : 0x324 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_36 : PRI_36
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 37
    address_offset : 0x325 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_37 : PRI_37
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 38
    address_offset : 0x326 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_38 : PRI_38
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 39
    address_offset : 0x327 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_39 : PRI_39
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 40
    address_offset : 0x328 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_40 : PRI_40
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 41
    address_offset : 0x329 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_41 : PRI_41
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 42
    address_offset : 0x32A Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_42 : PRI_42
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 43
    address_offset : 0x32B Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_43 : PRI_43
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 44
    address_offset : 0x32C Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_44 : PRI_44
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 45
    address_offset : 0x32D Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_45 : PRI_45
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 46
    address_offset : 0x32E Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_46 : PRI_46
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 47
    address_offset : 0x32F Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_47 : PRI_47
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 48
    address_offset : 0x330 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_48 : PRI_48
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 49
    address_offset : 0x331 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_49 : PRI_49
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 50
    address_offset : 0x332 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_50 : PRI_50
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 51
    address_offset : 0x333 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_51 : PRI_51
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 52
    address_offset : 0x334 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_52 : PRI_52
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 53
    address_offset : 0x335 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_53 : PRI_53
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 54
    address_offset : 0x336 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_54 : PRI_54
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 55
    address_offset : 0x337 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_55 : PRI_55
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 56
    address_offset : 0x338 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_56 : PRI_56
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 57
    address_offset : 0x339 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_57 : PRI_57
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 58
    address_offset : 0x33A Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_58 : PRI_58
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 59
    address_offset : 0x33B Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_59 : PRI_59
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 60
    address_offset : 0x33C Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_60 : PRI_60
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 61
    address_offset : 0x33D Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_61 : PRI_61
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 62
    address_offset : 0x33E Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_62 : PRI_62
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 63
    address_offset : 0x33F Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_63 : PRI_63
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 64
    address_offset : 0x340 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_64 : PRI_64
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 65
    address_offset : 0x341 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_65 : PRI_65
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 66
    address_offset : 0x342 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_66 : PRI_66
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 67
    address_offset : 0x343 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_67 : PRI_67
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 68
    address_offset : 0x344 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_68 : PRI_68
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 69
    address_offset : 0x345 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_69 : PRI_69
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 70
    address_offset : 0x346 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_70 : PRI_70
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 71
    address_offset : 0x347 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_71 : PRI_71
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 72
    address_offset : 0x348 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_72 : PRI_72
    bits : 0 - 7 (8 bit)
    Interrupt Priority Register 73
    address_offset : 0x349 Bytes (0x0)
    size : 8 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
PRI_73 : PRI_73
    bits : 0 - 7 (8 bit)
    Interrupt Clear Enable Register
    address_offset : 0x80 Bytes (0x0)
    size : 32 bit
    access : read-write
    reset_value : 0x0
    reset_Mask : 0x0
    
CLRENA : CLRENA
    bits : 0 - 31 (32 bit)
    Software Trigger Interrupt Register
    address_offset : 0xE00 Bytes (0x0)
    size : 32 bit
    access : write-only
    reset_value : 0x0
    reset_Mask : 0x0
    
STIR : STIR
    bits : 0 - 31 (32 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by 
Embeetle, an IDE designed from scratch for embedded software developers.