\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
time register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD code
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD code
bits : 4 - 6 (3 bit)
MNU : Minute units in BCD code
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD code
bits : 12 - 14 (3 bit)
HRU : Hour units in BCD format
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD code
bits : 20 - 21 (2 bit)
PM : AM/PM mark
bits : 22 - 22 (1 bit)
prescaler register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FACTOR_S : Synchronous prescaler factor
bits : 0 - 14 (15 bit)
FACTOR_A : Asynchronous prescaler factor
bits : 16 - 22 (7 bit)
alarm A register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD format.
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD format.
bits : 4 - 6 (3 bit)
MSKS : Alarm seconds mask
bits : 7 - 7 (1 bit)
MNU : Minute units in BCD format.
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD format.
bits : 12 - 14 (3 bit)
MSKM : Alarm minutes mask
bits : 15 - 15 (1 bit)
HRU : Hour units in BCD format.
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD format.
bits : 20 - 21 (2 bit)
PM : AM/PM notation
bits : 22 - 22 (1 bit)
MSKH : Alarm hours mask
bits : 23 - 23 (1 bit)
DAYU : Date units or day in BCD format.
bits : 24 - 27 (4 bit)
DAYT : Date tens in BCD format.
bits : 28 - 29 (2 bit)
DOWS : Week day selection
bits : 30 - 30 (1 bit)
MSKD : Alarm date mask
bits : 31 - 31 (1 bit)
write protection register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
WPK : Write protection key
bits : 0 - 7 (8 bit)
sub second register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SSC : Sub second value
bits : 0 - 15 (16 bit)
shift control register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SFS : Subtract a fraction of a second
bits : 0 - 14 (15 bit)
A1S : One second add
bits : 31 - 31 (1 bit)
timestamp time register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD code
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD code
bits : 4 - 6 (3 bit)
MNU : Minute units in BCD code
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD code
bits : 12 - 14 (3 bit)
HRU : Hour units in BCD code
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD code
bits : 20 - 21 (2 bit)
PM : AM/PM mark
bits : 22 - 22 (1 bit)
Date of time stamp register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DAYU : Date units in BCD code
bits : 0 - 3 (4 bit)
DAYT : Date tens in BCD code
bits : 4 - 5 (2 bit)
MONU : Month units in BCD code
bits : 8 - 11 (4 bit)
MONT : Month tens in BCD code
bits : 12 - 12 (1 bit)
DOW : Week day units
bits : 13 - 15 (3 bit)
time-stamp sub second register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SSC : Sub second value
bits : 0 - 15 (16 bit)
High resolution frequency compensation register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMSK : Calibration mask number
bits : 0 - 8 (9 bit)
CWND16 : Frequency compensation window 16 second selected
bits : 13 - 13 (1 bit)
CWND8 : Frequency compensation window 8 second selected
bits : 14 - 14 (1 bit)
FREQI : Increase RTC frequency by 488.5PPM
bits : 15 - 15 (1 bit)
date register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DAYU : Date units in BCD code
bits : 0 - 3 (4 bit)
DAYT : Date tens in BCD code
bits : 4 - 5 (2 bit)
MONU : Month units in BCD code
bits : 8 - 11 (4 bit)
MONT : Month tens in BCD code
bits : 12 - 12 (1 bit)
DOW : Days of the week
bits : 13 - 15 (3 bit)
YRU : Year units in BCD code
bits : 16 - 19 (4 bit)
YRT : Year tens in BCD code
bits : 20 - 23 (4 bit)
tamper and alternate function configuration register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TP0EN : Tamper 0 event trigger edge
bits : 0 - 0 (1 bit)
TP0EG : Active level for RTC_TAMP1 input
bits : 1 - 1 (1 bit)
TPIE : Tamper detection interrupt enable
bits : 2 - 2 (1 bit)
TP1EN : Tamper 1 detection enable
bits : 3 - 3 (1 bit)
TP1EG : Tamper 1 event trigger edge
bits : 4 - 4 (1 bit)
TPTS : Activate timestamp on tamper detection event
bits : 7 - 7 (1 bit)
FREQ : Tamper sampling frequency
bits : 8 - 10 (3 bit)
FLT : RTC_TAMPx filter count
bits : 11 - 12 (2 bit)
PRCH : RTC_TAMPx precharge duration
bits : 13 - 14 (2 bit)
DISPU : RTC_TAMPx pull-up disable
bits : 15 - 15 (1 bit)
PC13VAL : RTC_ALARM output type/PC13 value
bits : 18 - 18 (1 bit)
PC13MDE : PC13 mode
bits : 19 - 19 (1 bit)
PC14VAL : PC14 value
bits : 20 - 20 (1 bit)
PC14MDE : PC14 mode
bits : 21 - 21 (1 bit)
PC15VAL : PC15 value
bits : 22 - 22 (1 bit)
PC15MDE : PC15 mode
bits : 23 - 23 (1 bit)
alarm 0 sub second register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SSC : Alarm sub second value
bits : 0 - 14 (15 bit)
MSKSSC : Mask control bit of SSC
bits : 24 - 27 (4 bit)
backup register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : BKP data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : BKP data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : BKP data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : BKP data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : BKP data
bits : 0 - 31 (32 bit)
control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TSEG : Time-stamp event active edge
bits : 3 - 3 (1 bit)
access : read-write
REFEN : RTC_REFIN reference clock detection enable (50 or 60 Hz)
bits : 4 - 4 (1 bit)
access : read-write
BPSHAD : Bypass the shadow registers
bits : 5 - 5 (1 bit)
access : read-write
CS : Hour format
bits : 6 - 6 (1 bit)
access : read-write
ALRM0EN : Alarm A enable
bits : 8 - 8 (1 bit)
access : read-write
TSEN : timestamp enable
bits : 11 - 11 (1 bit)
access : read-write
ALRM0IE : Alarm A interrupt enable
bits : 12 - 12 (1 bit)
access : read-write
TSIE : Time-stamp interrupt enable
bits : 15 - 15 (1 bit)
access : read-write
A1H : Add 1 hour (summer time change)
bits : 16 - 16 (1 bit)
access : write-only
S1H : Subtract 1 hour (winter time change)
bits : 17 - 17 (1 bit)
access : write-only
DSM : Backup
bits : 18 - 18 (1 bit)
access : read-write
COS : Calibration output selection
bits : 19 - 19 (1 bit)
access : read-write
OPOL : Output polarity
bits : 20 - 20 (1 bit)
access : read-write
OS : Output selection
bits : 21 - 22 (2 bit)
access : read-write
COEN : Calibration output enable
bits : 23 - 23 (1 bit)
access : read-write
initialization and status register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ALRM0WF : Alarm A write flag
bits : 0 - 0 (1 bit)
access : read-only
SOPF : Shift operation pending
bits : 3 - 3 (1 bit)
access : read-write
YCM : Initialization status flag
bits : 4 - 4 (1 bit)
access : read-only
RSYNF : Registers synchronization flag
bits : 5 - 5 (1 bit)
access : read-write
INITF : Initialization flag
bits : 6 - 6 (1 bit)
access : read-only
INITM : Initialization mode
bits : 7 - 7 (1 bit)
access : read-write
ALRM0F : Alarm A flag
bits : 8 - 8 (1 bit)
access : read-write
TSF : Time-stamp flag
bits : 11 - 11 (1 bit)
access : read-write
TSOVRF : Time-stamp overflow flag
bits : 12 - 12 (1 bit)
access : read-write
TP0F : RTC_TAMP0 detection flag
bits : 13 - 13 (1 bit)
access : read-write
TP1F : RTC_TAMP1 detection flag
bits : 14 - 14 (1 bit)
access : read-write
SCPF : Recalibration pending Flag
bits : 16 - 16 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.