\n
address_offset : 0x0 Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : registers
protection :
System configuration register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BOOT_MODE : Boot mode
bits : 0 - 1 (2 bit)
access : read-only
ADC_DMA_RMP : ADC DMA request remapping enable
bits : 8 - 8 (1 bit)
USART0_TX_DMA_RMP : USART0_TX DMA request remapping enable
bits : 9 - 9 (1 bit)
USART0_RX_DMA_RMP : USART0_RX DMA request remapping enable
bits : 10 - 10 (1 bit)
TIMER15_DMA_RMP : Timer 15 DMA request remapping enable
bits : 11 - 11 (1 bit)
TIMER16_DMA_RMP : Timer 16 DMA request remapping enable
bits : 12 - 12 (1 bit)
PB9_HCCE : PB9 pin high current capability enable
bits : 19 - 19 (1 bit)
EXTI sources selection register 2
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI8_SS : EXTI 8 sources selection
bits : 0 - 3 (4 bit)
EXTI9_SS : EXTI 9 sources selection
bits : 4 - 7 (4 bit)
EXTI10_SS : EXTI 10 sources selection
bits : 8 - 11 (4 bit)
EXTI11_SS : EXTI 11 sources selection
bits : 12 - 15 (4 bit)
EXTI sources selection register 3
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI12_SS : EXTI 12 sources selection
bits : 0 - 3 (4 bit)
EXTI13_SS : EXTI 13 sources selection
bits : 4 - 7 (4 bit)
EXTI14_SS : EXTI 14 sources selection
bits : 8 - 11 (4 bit)
EXTI15_SS : EXTI 15 sources selection
bits : 12 - 15 (4 bit)
System configuration register 2
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LOCKUP_LOCK : Cortex-M4 LOCKUP output lock
bits : 0 - 0 (1 bit)
SRAM_PARITY_ERROR_LOCK : SRAM parity check error lock
bits : 1 - 1 (1 bit)
LVD_LOCK : LVD lock
bits : 2 - 2 (1 bit)
SRAM_PCEF : SRAM parity check error flag
bits : 8 - 8 (1 bit)
I/O compensation control register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CPS_EN : I/O compensation cell enable
bits : 0 - 0 (1 bit)
CPS_RDY : I/O compensation cell is ready
bits : 8 - 8 (1 bit)
EXTI sources selection register 0
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI0_SS : EXTI 0 sources selection
bits : 0 - 3 (4 bit)
EXTI1_SS : EXTI 1 sources selection
bits : 4 - 7 (4 bit)
EXTI2_SS : EXTI 2 sources selection
bits : 8 - 11 (4 bit)
EXTI3_SS : EXTI 3 sources selection
bits : 12 - 15 (4 bit)
EXTI sources selection register 1
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
EXTI4_SS : EXTI 4 sources selection
bits : 0 - 3 (4 bit)
EXTI5_SS : EXTI 5 sources selection
bits : 4 - 7 (4 bit)
EXTI6_SS : EXTI 6 sources selection
bits : 8 - 11 (4 bit)
EXTI7_SS : EXTI 7 sources selection
bits : 12 - 15 (4 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.