\n
address_offset : 0x0 Bytes (0x0)
size : 0x100 byte (0x0)
mem_usage : registers
protection :
summary status register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
WDE0 : This bit equals to the WDE bit of ADC0
bits : 0 - 0 (1 bit)
EOC0 : This bit equals to the EOC bit of ADC0
bits : 1 - 1 (1 bit)
EOIC0 : This bit equals to the EOIC bit of ADC0
bits : 2 - 2 (1 bit)
STIC0 : This bit equals to the STIC bit of ADC0
bits : 3 - 3 (1 bit)
STRC0 : This bit equals to the STRC bit of ADC0
bits : 4 - 4 (1 bit)
ROVF0 : This bit equals to the ROVF bit of ADC0
bits : 5 - 5 (1 bit)
WDE1 : This bit equals to the WDE bit of ADC1
bits : 8 - 8 (1 bit)
EOC1 : This bit equals to the EOC bit of ADC1
bits : 9 - 9 (1 bit)
EOIC1 : This bit equals to the EOIC bit of ADC1
bits : 10 - 10 (1 bit)
STIC1 : This bit equals to the STIC bit of ADC1
bits : 11 - 11 (1 bit)
STRC1 : This bit equals to the STRC bit of ADC1
bits : 12 - 12 (1 bit)
ROVF1 : This bit equals to the ROVF bit of ADC1
bits : 13 - 13 (1 bit)
WDE2 : This bit equals to the WDE bit of ADC2
bits : 16 - 16 (1 bit)
EOC2 : This bit equals to the EOC bit of ADC2
bits : 17 - 17 (1 bit)
EOIC2 : This bit equals to the EOIC bit of ADC2
bits : 18 - 18 (1 bit)
STIC2 : This bit equals to the STIC bit of ADC2
bits : 19 - 19 (1 bit)
STRC2 : This bit equals to the STRC bit of ADC2
bits : 20 - 20 (1 bit)
ROVF2 : This bit equals to the ROVF bit of ADC2
bits : 21 - 21 (1 bit)
sync control register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SYNCM : ADC sync mode
bits : 0 - 4 (5 bit)
SYNCDLY : ADC sync delay
bits : 8 - 11 (4 bit)
SYNCDDM : ADC sync DMA disable mode
bits : 13 - 13 (1 bit)
SYNCDMA : ADC sync DMA mode selection
bits : 14 - 15 (2 bit)
ADCCK : ADC clock
bits : 16 - 18 (3 bit)
VBATEN : Channel 18 (1/4 voltate of external battery) enable of ADC0
bits : 22 - 22 (1 bit)
TSVREN : Channel 16 (temperature sensor) and 17 (internal reference voltage) enable of ADC0
bits : 23 - 23 (1 bit)
Sync regular data register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SYNCDATA1 : Regular data1 in ADC sync mode
bits : 0 - 15 (16 bit)
SYNCDATA2 : Regular data2 in ADC sync mode
bits : 16 - 31 (16 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.