\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
Ethernet PTP time stamp control register (PTP_TSCTL)
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TMSEN : Time stamp enable
bits : 0 - 0 (1 bit)
TMSFCU : Time stamp fine or coarse update
bits : 1 - 1 (1 bit)
TMSSTI : Time stamp system time initialize
bits : 2 - 2 (1 bit)
TMSSTU : Time stamp system time update
bits : 3 - 3 (1 bit)
TMSITEN : Time stamp interrupt trigger enable
bits : 4 - 4 (1 bit)
TMSARU : Time stamp addend register update
bits : 5 - 5 (1 bit)
ARFSEN : All received frames snapshot enable
bits : 8 - 8 (1 bit)
SCROM : Subsecond counter rollover mode
bits : 9 - 9 (1 bit)
PFSV : PTP frame snooping version
bits : 10 - 10 (1 bit)
ESEN : Received Ethernet snapshot enable
bits : 11 - 11 (1 bit)
IP6SEN : Received IPv6 snapshot enable
bits : 12 - 12 (1 bit)
IP4SEN : Received IPv4 snapshot enable
bits : 13 - 13 (1 bit)
ETMSEN : Received event type message snapshot enable
bits : 14 - 14 (1 bit)
MNMSEN : Received master node message snapshot enable
bits : 15 - 15 (1 bit)
CKNT : Clock node type for time stamp
bits : 16 - 17 (2 bit)
MAFEN : MAC address filter enable for PTP frame
bits : 18 - 18 (1 bit)
Ethernet PTP time stamp high update register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TMSUS : Time stamp update second
bits : 0 - 31 (32 bit)
Ethernet PTP time stamp low update register (PTP_TSUL)
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TMSUSS : Time stamp update subseconds
bits : 0 - 30 (31 bit)
TMSUPNS : Time stamp update positive or negative sign
bits : 31 - 31 (1 bit)
Ethernet PTP time stamp addend register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TMSA : Time stamp addend
bits : 0 - 31 (32 bit)
Ethernet PTP expected time high register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ETSH : Expected time stamp high
bits : 0 - 31 (32 bit)
Ethernet PTP expected time low register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ETSL : Expected time stamp low
bits : 0 - 31 (32 bit)
Ethernet PTP time stamp flag register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TSSCO : Timestamp second counter overflow
bits : 0 - 0 (1 bit)
TTM : Target time match
bits : 1 - 1 (1 bit)
Ethernet PTP PPS control register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PPSOFC : PPS output frequency configure
bits : 0 - 3 (4 bit)
Ethernet PTP subsecond increment register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STMSSI : System time subsecond increment
bits : 0 - 7 (8 bit)
Ethernet PTP time stamp high register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
STMS : System time second
bits : 0 - 31 (32 bit)
Ethernet PTP time stamp low register (PTP_TSL)
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
STMSS : System time subseconds
bits : 0 - 30 (31 bit)
STS : System time sign
bits : 31 - 31 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.