\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
time register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD format
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD format
bits : 4 - 6 (3 bit)
MNU : Minute units in BCD format
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD format
bits : 12 - 14 (3 bit)
HRU : Hour units in BCD format
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD format
bits : 20 - 21 (2 bit)
PM : AM/PM notation
bits : 22 - 22 (1 bit)
prescaler register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
FACTOR_S : Synchronous prescaler factor
bits : 0 - 14 (15 bit)
FACTOR_A : Asynchronous prescaler factor
bits : 16 - 22 (7 bit)
Wakeup timer register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTRV : Auto-wakeup timer reloads value
bits : 0 - 15 (16 bit)
Coarse calibration register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
COSS : Coarse Calibration step
bits : 0 - 4 (5 bit)
COSD : Coarse Calibration direction
bits : 7 - 7 (1 bit)
Alarm 0 time and date register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD code.
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD code.
bits : 4 - 6 (3 bit)
MSKS : Alarm seconds mask bit
bits : 7 - 7 (1 bit)
MNU : Minute units in BCD code.
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD code.
bits : 12 - 14 (3 bit)
MSKM : Alarm minutes mask bit
bits : 15 - 15 (1 bit)
HRU : Hour units in BCD code.
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD code.
bits : 20 - 21 (2 bit)
PM : AM/PM flag
bits : 22 - 22 (1 bit)
MSKH : Alarm hours mask bit
bits : 23 - 23 (1 bit)
DAYU : Date units or week day in BCD code.
bits : 24 - 27 (4 bit)
DAYT : Date tens in BCD code.
bits : 28 - 29 (2 bit)
DOWS : Day of the week selected
bits : 30 - 30 (1 bit)
MSKD : Alarm date mask bit
bits : 31 - 31 (1 bit)
Alarm 1 time and date register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD code.
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD code.
bits : 4 - 6 (3 bit)
MSKS : Alarm seconds mask bit
bits : 7 - 7 (1 bit)
MNU : Minute units in BCD code.
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD code.
bits : 12 - 14 (3 bit)
MSKM : Alarm minutes mask bit
bits : 15 - 15 (1 bit)
HRU : Hour units in BCD code.
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD code.
bits : 20 - 21 (2 bit)
PM : AM/PM flag
bits : 22 - 22 (1 bit)
MSKH : Alarm hours mask bit
bits : 23 - 23 (1 bit)
DAYU : Date units or week day in BCD code.
bits : 24 - 27 (4 bit)
DAYT : Date tens in BCD code.
bits : 28 - 29 (2 bit)
DOWS : Day of the week selected
bits : 30 - 30 (1 bit)
MSKD : Alarm date mask bit
bits : 31 - 31 (1 bit)
write protection register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
WPK : Write protection key
bits : 0 - 7 (8 bit)
sub second register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SSC : Sub second value
bits : 0 - 15 (16 bit)
shift function control register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
SFS : Subtract a fraction of a second
bits : 0 - 14 (15 bit)
A1S : One second add
bits : 31 - 31 (1 bit)
Time of time stamp register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SCU : Second units in BCD code.
bits : 0 - 3 (4 bit)
SCT : Second tens in BCD code.
bits : 4 - 6 (3 bit)
MNU : Minute units in BCD code.
bits : 8 - 11 (4 bit)
MNT : Minute tens in BCD code.
bits : 12 - 14 (3 bit)
HRU : Hour units in BCD code.
bits : 16 - 19 (4 bit)
HRT : Hour tens in BCD code.
bits : 20 - 21 (2 bit)
PM : AM/PM mark
bits : 22 - 22 (1 bit)
Date of time stamp register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DAYU : Date units in BCD format
bits : 0 - 3 (4 bit)
DAYT : Date tens in BCD format
bits : 4 - 5 (2 bit)
MONU : Month units in BCD format
bits : 8 - 11 (4 bit)
MONT : Month tens in BCD format
bits : 12 - 12 (1 bit)
DOW : Week day units
bits : 13 - 15 (3 bit)
Sub second of time stamp register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
SSC : Sub second value
bits : 0 - 15 (16 bit)
calibration register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMSK : Calibration mask number
bits : 0 - 8 (9 bit)
CWND16 : Frequency compensation window 16 second selected
bits : 13 - 13 (1 bit)
CWND8 : Frequency compensation window 8 second selected
bits : 14 - 14 (1 bit)
FREQI : Increase RTC frequency by 488.5PPM
bits : 15 - 15 (1 bit)
date register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DAYU : Date units in BCD code
bits : 0 - 3 (4 bit)
DAYT : Date tens in BCD code
bits : 4 - 5 (2 bit)
MONU : Month units in BCD code
bits : 8 - 11 (4 bit)
MONT : Month tens in BCD code
bits : 12 - 12 (1 bit)
DOW : Days of the week
bits : 13 - 15 (3 bit)
YRU : Year units in BCD code
bits : 16 - 19 (4 bit)
YRT : Year tens in BCD code
bits : 20 - 23 (4 bit)
tamper and alternate function configuration register
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TP0EN : Tamper 0 detection enable
bits : 0 - 0 (1 bit)
TP0EG : Tamper 0 event trigger edge
bits : 1 - 1 (1 bit)
TPIE : Tamper detection interrupt enable
bits : 2 - 2 (1 bit)
TP1EN : Tamper 1 detection enable
bits : 3 - 3 (1 bit)
TP1EG : Tamper 1 event trigger edge
bits : 4 - 4 (1 bit)
TPTS : Make tamper function used for timestamp function
bits : 7 - 7 (1 bit)
FREQ : Sampling frequency of tamper event detection
bits : 8 - 10 (3 bit)
FLT : RTC_TAMPx filter count setting
bits : 11 - 12 (2 bit)
PRCH : Pre-charge duration time of RTC_TAMPx
bits : 13 - 14 (2 bit)
DISPU : RTC_TAMPx pull-up disable
bits : 15 - 15 (1 bit)
TP0SEL : Tamper 0 function input mapping selection
bits : 16 - 16 (1 bit)
TSSEL : Timestamp input mapping selection
bits : 17 - 17 (1 bit)
AOT : RTC_ALARM Output Type
bits : 18 - 18 (1 bit)
alarm A sub second register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SSC : Alarm sub second value
bits : 0 - 14 (15 bit)
MSKSSC : Mask control bit of SSC
bits : 24 - 27 (4 bit)
Alarm 1 sub second register
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SSC : Alarm sub second value
bits : 0 - 14 (15 bit)
MSKSSC : Mask control bit of SSC
bits : 24 - 27 (4 bit)
backup register
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : BKP
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x5C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x64 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x68 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x6C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x70 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
control register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WTCS : Auto-wakeup timer clock selection
bits : 0 - 2 (3 bit)
access : read-write
TSEG : Valid event edge of time-stamp
bits : 3 - 3 (1 bit)
access : read-write
REFEN : Reference clock detection function enable enable (50 or 60 Hz)
bits : 4 - 4 (1 bit)
access : read-write
BPSHAD : Shadow registers bypass control
bits : 5 - 5 (1 bit)
access : read-write
CS : Clock System
bits : 6 - 6 (1 bit)
access : read-write
CCEN : Coarse calibration function enable
bits : 7 - 7 (1 bit)
access : read-write
ALRM0EN : Alarm-0 function enable
bits : 8 - 8 (1 bit)
access : read-write
ALRM1EN : Alarm-1 function enable
bits : 9 - 9 (1 bit)
access : read-write
WTEN : Auto-wakeup timer function enable
bits : 10 - 10 (1 bit)
access : read-write
TSEN : Time-stamp function enable
bits : 11 - 11 (1 bit)
access : read-write
ALRM0IE : RTC alarm-0 interrupt enable
bits : 12 - 12 (1 bit)
access : read-write
ALRM1IE : RTC alarm-1 interrupt enable
bits : 13 - 13 (1 bit)
access : read-write
WTIE : Auto-wakeup timer interrupt enable
bits : 14 - 14 (1 bit)
access : read-write
TSIE : Time-stamp interrupt enable
bits : 15 - 15 (1 bit)
access : read-write
A1H : Add 1 hour (summer time change)
bits : 16 - 16 (1 bit)
access : write-only
S1H : Subtract 1 hour (winter time change)
bits : 17 - 17 (1 bit)
access : write-only
DSM : Daylight saving mark
bits : 18 - 18 (1 bit)
access : read-write
COS : Calibration output selection
bits : 19 - 19 (1 bit)
access : read-write
OPOL : Output polarity
bits : 20 - 20 (1 bit)
access : read-write
OS : Output selection
bits : 21 - 22 (2 bit)
access : read-write
COEN : Calibration output enable
bits : 23 - 23 (1 bit)
access : read-write
backup register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
backup register
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DATA : Data
bits : 0 - 31 (32 bit)
status register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ALRM0WF : Alarm 0 configuration can be write flag
bits : 0 - 0 (1 bit)
access : read-only
ALRM1WF : Alarm 1 configuration can be write flag
bits : 1 - 1 (1 bit)
access : read-only
WTWF : Wakeup timer write enable flag
bits : 2 - 2 (1 bit)
access : read-only
SOPF : Shift function operation pending flag
bits : 3 - 3 (1 bit)
access : read-write
YCM : Year configuration mark
bits : 4 - 4 (1 bit)
access : read-only
RSYNF : Register synchronization flag
bits : 5 - 5 (1 bit)
access : read-write
INITF : Initialization state flag
bits : 6 - 6 (1 bit)
access : read-only
INITM : Enter initialization mode
bits : 7 - 7 (1 bit)
access : read-write
ALRM0F : Alarm-0 occurs flag
bits : 8 - 8 (1 bit)
access : read-write
ALRM1F : Alarm-1 occurs flag
bits : 9 - 9 (1 bit)
access : read-write
WTF : Wakeup timer flag
bits : 10 - 10 (1 bit)
access : read-write
TSF : Time-stamp flag
bits : 11 - 11 (1 bit)
access : read-write
TSOVRF : Time-stamp overflow flag
bits : 12 - 12 (1 bit)
access : read-write
TP0F : RTC_TAMP0 detected flag
bits : 13 - 13 (1 bit)
access : read-write
TP1F : RTC_TAMP1 detected flag
bits : 14 - 14 (1 bit)
access : read-write
SCPF : Smooth calibration pending flag
bits : 16 - 16 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.