\n

TIMERG4

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :

Registers

CTL0

STAT

EVTSET

CCTL0_output

CCTL0_input

CCTL2

DATA

DIV

RLD

REPT

CCMP0

CTL1

PROTCFG

DMACFG

DMARMP

INTDMAEN


CTL0

control register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTL0 CTL0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN UDIS USRC SGLPLSMOD RLDPRLDEN CLKDIV

EN : Counter enable
bits : 0 - 0 (1 bit)
access : read-write

UDIS : Update disable
bits : 1 - 1 (1 bit)
access : read-write

USRC : Update source
bits : 2 - 2 (1 bit)
access : read-write

SGLPLSMOD : single pulse mode
bits : 3 - 3 (1 bit)
access : read-write

RLDPRLDEN : reload preload enable
bits : 7 - 7 (1 bit)
access : read-write

CLKDIV : clock division
bits : 8 - 9 (2 bit)
access : read-write


STAT

status register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STAT STAT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 UF C0F COMF BRKF OVC0F

UF : update flag
bits : 0 - 0 (1 bit)
access : read-write

C0F : capture/compare 0 flag
bits : 1 - 1 (1 bit)
access : read-write

COMF : commutation flag
bits : 5 - 5 (1 bit)
access : read-write

BRKF : break flag
bits : 7 - 7 (1 bit)
access : read-write

OVC0F : over capture 0 flag
bits : 9 - 9 (1 bit)
access : read-write


EVTSET

event set register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

EVTSET EVTSET write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 UPDATE C0 COM BRK

UPDATE : update event set
bits : 0 - 0 (1 bit)
access : write-only

C0 : capture/compare 0 event set
bits : 1 - 1 (1 bit)
access : write-only

COM : commutation event set
bits : 5 - 5 (1 bit)
access : write-only

BRK : break event set
bits : 7 - 7 (1 bit)
access : write-only


CCTL0_output

capture/compare control register 0
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCTL0_output CCTL0_output read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ICS0SRC OCS0FMEN OCS0PRLDEN OCS0MOD

ICS0SRC : input capture signal 0 source
bits : 0 - 1 (2 bit)
access : read-write

OCS0FMEN : output compare signal 0 Fast Mode enable
bits : 2 - 2 (1 bit)
access : read-write

OCS0PRLDEN : output compare signal 0 preload enable
bits : 3 - 3 (1 bit)
access : read-write

OCS0MOD : output compare signal 0 mode
bits : 4 - 6 (3 bit)
access : read-write


CCTL0_input

capture/compare control register 0
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
alternate_register : CCTL0_output
reset_Mask : 0x0

CCTL0_input CCTL0_input read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ICS0SRC ICS0DIV ICS0FLT

ICS0SRC : input capture signal 0 source
bits : 0 - 1 (2 bit)
access : read-write

ICS0DIV : input capture signal 0 division
bits : 2 - 3 (2 bit)
access : read-write

ICS0FLT : input capture signal 0 filter
bits : 4 - 7 (4 bit)
access : read-write


CCTL2

capture/compare control register 2
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCTL2 CCTL2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CS0EN CS0POL CS0REN CS0RPOL

CS0EN : capture/compare signal 0 enable
bits : 0 - 0 (1 bit)
access : read-write

CS0POL : capture/compare signal 0 polarity level
bits : 1 - 1 (1 bit)
access : read-write

CS0REN : capture/compare signal 0 reverse enable
bits : 2 - 2 (1 bit)
access : read-write

CS0RPOL : capture/compare signal 0 reverse polarity level
bits : 3 - 3 (1 bit)
access : read-write


DATA

timer' current data
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : timer data
bits : 0 - 15 (16 bit)
access : read-write


DIV

timer' divisions
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DIV DIV read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DIV

DIV : timer divisions
bits : 0 - 15 (16 bit)
access : read-write


RLD

timer' reload
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RLD RLD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RLD

RLD : timer reload
bits : 0 - 15 (16 bit)
access : read-write


REPT

timer' repetitions
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

REPT REPT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 REPT

REPT : timer repetitions
bits : 0 - 7 (8 bit)
access : read-write


CCMP0

capture/compare counter value 0
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CCMP0 CCMP0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CCMP0

CCMP0 : capture/compare counter value 0
bits : 0 - 15 (16 bit)
access : read-write


CTL1

control register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CTL1 CTL1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 OCPRLDEN CUSRC OCDMASRC OC0IDLSTAT OC0IDLRSTAT

OCPRLDEN : output compare control preload enable
bits : 0 - 0 (1 bit)
access : read-write

CUSRC : capture/compare update source
bits : 2 - 2 (1 bit)
access : read-write

OCDMASRC : output compare DMA source
bits : 3 - 3 (1 bit)
access : read-write

OC0IDLSTAT : output compare 0 idle mode status
bits : 8 - 8 (1 bit)
access : read-write

OC0IDLRSTAT : output compare 0 idle mode reversed status
bits : 9 - 9 (1 bit)
access : read-write


PROTCFG

protect configuration register
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PROTCFG PROTCFG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DT FRZ OCIDLEN OCRUNEN BRKEN BRKPOL AOCEN OCEN

DT : dead time
bits : 0 - 7 (8 bit)
access : read-write

FRZ : freeze function
bits : 8 - 9 (2 bit)
access : read-write

OCIDLEN : output compare idle mode off-state enable
bits : 10 - 10 (1 bit)
access : read-write

OCRUNEN : output compare running mode off-state enable
bits : 11 - 11 (1 bit)
access : read-write

BRKEN : break enable
bits : 12 - 12 (1 bit)
access : read-write

BRKPOL : break input signal polarity level
bits : 13 - 13 (1 bit)
access : read-write

AOCEN : automatic output compare enable
bits : 14 - 14 (1 bit)
access : read-write

OCEN : output compare enable
bits : 15 - 15 (1 bit)
access : read-write


DMACFG

DMA configuration register
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMACFG DMACFG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BASEADDR BSTLEN

BASEADDR : DMA base address
bits : 0 - 4 (5 bit)
access : read-write

BSTLEN : DMA burst length
bits : 8 - 12 (5 bit)
access : read-write


DMARMP

DMA remap register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DMARMP DMARMP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RMP

RMP : DMA burst remap address
bits : 0 - 15 (16 bit)
access : read-write


INTDMAEN

interrupt/DMA enable register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INTDMAEN INTDMAEN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 UINTEN C0INTEN COMINTEN BRKINTEN UDMAEN C0DMAEN

UINTEN : update interrupt enable
bits : 0 - 0 (1 bit)
access : read-write

C0INTEN : capture/compare 0 interrupt enable
bits : 1 - 1 (1 bit)
access : read-write

COMINTEN : commutation interrupt enable
bits : 5 - 5 (1 bit)
access : read-write

BRKINTEN : break interrupt enable
bits : 7 - 7 (1 bit)
access : read-write

UDMAEN : update DMA enable
bits : 8 - 8 (1 bit)
access : read-write

C0DMAEN : capture/compare 0 DMA enable
bits : 9 - 9 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.