\n

AON

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x98 byte (0x0)
mem_usage : registers
protection :

Registers

RTC_CTRL

WDT_CTRL

VAL_SET

VAL_RD


RTC_CTRL

RTC Control Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RTC_CTRL RTC_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN VAL_LOAD ALARM_VAL_LOAD WRAP_COUNT CLK_SEL ALARM_INT_EN WRAP_INT_EN

EN : Calendar timer enable
bits : 0 - 0 (1 bit)
access : read-write

VAL_LOAD : Up-counter value load. Write 1 to load the value
bits : 1 - 1 (1 bit)
access : write-only

ALARM_VAL_LOAD : Alarm value load. Write 1 to load the value
bits : 2 - 2 (1 bit)
access : write-only

WRAP_COUNT : Wrap-around counter.
bits : 4 - 7 (4 bit)
access : read-only

CLK_SEL : Timer clock select.
bits : 8 - 10 (3 bit)
access : read-write

ALARM_INT_EN : Timer alarm interrupt enable.
bits : 12 - 12 (1 bit)
access : read-write

WRAP_INT_EN : Wrap-around interrupt enable
bits : 13 - 13 (1 bit)
access : read-write


WDT_CTRL

AON WDT Control Register
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WDT_CTRL WDT_CTRL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SRC_EN INVERT_EXTERNAL_WAKEUP EXTERNAL_WAKEUP_TYPE AON_WDT_EN AON_WDT_RELOAD AON_WDT_RUNNING ALARM_VAL

SRC_EN : External wakeup source enable
bits : 0 - 7 (8 bit)
access : read-write

INVERT_EXTERNAL_WAKEUP : Invert external wakeup
bits : 8 - 15 (8 bit)
access : read-write

EXTERNAL_WAKEUP_TYPE : WDT type
bits : 16 - 23 (8 bit)
access : read-write

AON_WDT_EN : WDT Enable
bits : 24 - 24 (1 bit)
access : read-write

AON_WDT_RELOAD : Load the value in timer value to the AONWDT down-counter.
bits : 25 - 25 (1 bit)
access : write-only

AON_WDT_RUNNING : WDT Runing enable
bits : 26 - 26 (1 bit)
access : read-only

ALARM_VAL : Alarm values
bits : 27 - 31 (5 bit)
access : read-write


VAL_SET

Timer Value Set Register
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

VAL_SET VAL_SET read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VAL_SET

VAL_SET : This register is shared with multiple timers. To apply the value, set the value then assert corresponding load registers.
bits : 0 - 31 (32 bit)
access : read-write


VAL_RD

Timer Value Read Register
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

VAL_RD VAL_RD read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VAL_RD

VAL_RD : This register is shared with multiple timers. To read desired value.
bits : 0 - 31 (32 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.