\n
address_offset : 0x0 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection :
Dula-Timer Load Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
COUNT : Reload value. Write to this register sets the current value
bits : 0 - 31 (32 bit)
access : read-write
Dula-Timer Raw Interrupt Status Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STAT : Raw interrupt status from the counter.
bits : 0 - 0 (1 bit)
access : read-write
Dula-Timer Raw Interrupt Status Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STAT : Enable interrupt status from the counter.
bits : 0 - 0 (1 bit)
access : read-write
Dula-Timer Current Value Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
COUNT : Current value.
bits : 0 - 31 (32 bit)
access : read-only
Dula-Timer Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
COUNT_MODE : Selects one-shot or wrapping counter mode: 0x0: Wrapping mode, default. 0x1: One-shot mode.
bits : 0 - 0 (1 bit)
access : read-write
SIZE : Selects 16-bit or 32-bit counter operation: 0x0: 16-bit counter, default. 0x1: 32-bit counter
bits : 1 - 1 (1 bit)
access : read-write
PRE : Prescale bits: 0x00: 0 stages of prescale, clock is divided by 1, default. 0x01: 4 stages of prescale, clock is divided by 16. 0x10: 8 stages of prescale, clock is divided by 256. 0x11: Undefined, do not use.
bits : 2 - 3 (2 bit)
access : read-write
INT_EN : Interrupt Enable 0x0: Timer Interrupt disabled. 0x1: Timer Interrupt enabled, default.
bits : 5 - 5 (1 bit)
access : read-write
MODE : Timer Mode 0x0: Timer is in free-running mode, default. 0x1: Timer is in periodic mode.
bits : 6 - 6 (1 bit)
access : read-write
EN : Timer Enable 0x0: Timer disabled, default. 0x1: Timer enabled.
bits : 7 - 7 (1 bit)
access : read-write
Dula-Timer Interrupt Clear Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0
STAT : Clear the Dual-Timer interrupt event.
bits : 0 - 31 (32 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.