\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x34 byte (0x0)
mem_usage : registers
protection :

Registers

GPIOx_DATA

GPIOx_OUT_EN

GPIOx_OUT_CLR

GPIOx_ALTFUNC_EN

GPIOx_ALTFUNC_CLR

GPIOx_INT_EN

GPIOx_INT_CLR

GPIOx_INT_TYPE_EN

GPIOx_INT_TYPE_CLR

GPIOx_INT_POL_EN

GPIOx_INT_POL_CLR

GPIOx_INT_STAT

GPIOx_DATA_OUT


GPIOx_DATA

GPIO data value register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_DATA GPIOx_DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA

DATA : GPIO read value: Read: Sampled at pin. Write: To data output register. Read back value goes through double flip-flop synchronization logic with a delay of two cycles.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_OUT_EN

GPIO output enable register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_OUT_EN GPIOx_OUT_EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN

EN : GPIO output enable: Write 0x1: Set the output enable bit. 0x0: No effect. Read 0x0: Indicates the signal, direction as input. 0x1: Indicates the signal, direction as output.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_OUT_CLR

GPIO output enable clear register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_OUT_CLR GPIOx_OUT_CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLR

CLR : GPIO output enable clear: Write: 0x1: Clears the output enable bit. 0x0: No effect. Read: 0x0: Indicates the signal, direction as input. 0x1: Indicates the signal, direction as output.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_ALTFUNC_EN

GPIO alternative function enable register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_ALTFUNC_EN GPIOx_ALTFUNC_EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN

EN : GPIO alternative function enable: Write: 0x1: Sets the ALTFUNC bit. 0x0: No effect. Read: 0x0: For I/O. 0x1: For an alternate function.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_ALTFUNC_CLR

GPIO alternative function enable clear register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_ALTFUNC_CLR GPIOx_ALTFUNC_CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLR

CLR : GPIO alternative function enable clear: Write 0x1: Clears the ALTFUNC bit. 0x0: No effect. Read 0x0: For I/O. 0x1: For an alternate function.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_EN

GPIO interrupt enable register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_EN GPIOx_INT_EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN

EN : GPIO interrupt enable: Write: 0x1: Sets the enable bit. 0x0: No effect. Read: 0x0: Interrupt disabled. 0x1: Interrupt enabled.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_CLR

GPIO interrupt enable clear register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_CLR GPIOx_INT_CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLR

CLR : GPIO interrupt enable clear: Write: 0x1: Clear the enable bit. 0x0: No effect. Read: 0x0: Interrupt disabled. 0x1: Interrupt enabled.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_TYPE_EN

GPIO interrupt type enable register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_TYPE_EN GPIOx_INT_TYPE_EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN

EN : GPIO interrupt type enable: Write 0x1: Sets the interrupt type bit. 0x0: No effect. Read 0x0: For LOW or HIGH level. 0x1: For falling edge or rising edge.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_TYPE_CLR

GPIO interrupt type enable clear register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_TYPE_CLR GPIOx_INT_TYPE_CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLR

CLR : GPIO interrupt type enable clear: Write: 0x1: Clears the interrupt type bit. 0x0: No effect. Read: 0x0: For LOW or HIGH level. 0x1: For falling edge or rising edge.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_POL_EN

GPIO polarity-level, edge IRQ configuration register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_POL_EN GPIOx_INT_POL_EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN

EN : GPIO polarity-level, edge IRQ enable: Write 0x1: Sets the interrupt polarity bit. 0x0: No effect. Read 0x0: For LOW level or falling edge. 0x1: For HIGH level or rising edge.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_POL_CLR

GPIO polarity-level, edge IRQ configuration clear register
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_POL_CLR GPIOx_INT_POL_CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN

EN : GPIO polarity-level, edge IRQ enable clear: Write 0x1: Clears the interrupt polarity bit. 0x0: No effect. Read 0x0: For LOW level or falling edge. 0x1: For HIGH level or rising edge.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_INT_STAT

GPIO IRQ status register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_INT_STAT GPIOx_INT_STAT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STAT_CLR

STAT_CLR : Write one to clear interrupt. Read one to get interrupt status. Write 0x1: To clear the interrupt request. 0x0: No effect. Read IRQ status Register.
bits : 0 - 15 (16 bit)
access : read-write


GPIOx_DATA_OUT

GPIO data output value register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

GPIOx_DATA_OUT GPIOx_DATA_OUT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DATA_OUT

DATA_OUT : GPIO output value: Read: Current value of data output register. Write: To data output register.
bits : 0 - 15 (16 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.