\n

AFIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :

Registers

AFIO_ESSR0 (ESSR0)

AFIO_GPACFGLR (GPACFGLR)

AFIO_GPACFGHR (GPACFGHR)

AFIO_GPBCFGLR (GPBCFGLR)

AFIO_GPBCFGHR (GPBCFGHR)

AFIO_GPCCFGLR (GPCCFGLR)

AFIO_GPCCFGHR (GPCCFGHR)

AFIO_GPDCFGLR (GPDCFGLR)

AFIO_GPDCFGHR (GPDCFGHR)

AFIO_ESSR1 (ESSR1)


AFIO_ESSR0 (ESSR0)

AFIO_ESSR0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_ESSR0 AFIO_ESSR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTI0PIN EXTI1PIN EXTI2PIN EXTI3PIN EXTI4PIN EXTI5PIN EXTI6PIN EXTI7PIN

EXTI0PIN : EXTI0PIN
bits : 0 - 3 (4 bit)
access : read-write

EXTI1PIN : EXTI1PIN
bits : 4 - 11 (8 bit)
access : read-write

EXTI2PIN : EXTI2PIN
bits : 8 - 19 (12 bit)
access : read-write

EXTI3PIN : EXTI3PIN
bits : 12 - 27 (16 bit)
access : read-write

EXTI4PIN : EXTI4PIN
bits : 16 - 35 (20 bit)
access : read-write

EXTI5PIN : EXTI5PIN
bits : 20 - 43 (24 bit)
access : read-write

EXTI6PIN : EXTI6PIN
bits : 24 - 51 (28 bit)
access : read-write

EXTI7PIN : EXTI7PIN
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPACFGLR (GPACFGLR)

AFIO_GPACFGLR
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPACFGLR AFIO_GPACFGLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7

CFG0 : CFG0
bits : 0 - 3 (4 bit)
access : read-write

CFG1 : CFG1
bits : 4 - 11 (8 bit)
access : read-write

CFG2 : CFG2
bits : 8 - 19 (12 bit)
access : read-write

CFG3 : CFG3
bits : 12 - 27 (16 bit)
access : read-write

CFG4 : CFG4
bits : 16 - 35 (20 bit)
access : read-write

CFG5 : CFG5
bits : 20 - 43 (24 bit)
access : read-write

CFG6 : CFG6
bits : 24 - 51 (28 bit)
access : read-write

CFG7 : CFG7
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPACFGHR (GPACFGHR)

AFIO_GPACFGHR
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPACFGHR AFIO_GPACFGHR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15

CFG8 : CFG8
bits : 0 - 3 (4 bit)
access : read-write

CFG9 : CFG9
bits : 4 - 11 (8 bit)
access : read-write

CFG10 : CFG10
bits : 8 - 19 (12 bit)
access : read-write

CFG11 : CFG11
bits : 12 - 27 (16 bit)
access : read-write

CFG12 : CFG12
bits : 16 - 35 (20 bit)
access : read-write

CFG13 : CFG13
bits : 20 - 43 (24 bit)
access : read-write

CFG14 : CFG14
bits : 24 - 51 (28 bit)
access : read-write

CFG15 : CFG15
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPBCFGLR (GPBCFGLR)

AFIO_GPBCFGLR
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPBCFGLR AFIO_GPBCFGLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7

CFG0 : CFG0
bits : 0 - 3 (4 bit)
access : read-write

CFG1 : CFG1
bits : 4 - 11 (8 bit)
access : read-write

CFG2 : CFG2
bits : 8 - 19 (12 bit)
access : read-write

CFG3 : CFG3
bits : 12 - 27 (16 bit)
access : read-write

CFG4 : CFG4
bits : 16 - 35 (20 bit)
access : read-write

CFG5 : CFG5
bits : 20 - 43 (24 bit)
access : read-write

CFG6 : CFG6
bits : 24 - 51 (28 bit)
access : read-write

CFG7 : CFG7
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPBCFGHR (GPBCFGHR)

AFIO_GPBCFGHR
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPBCFGHR AFIO_GPBCFGHR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15

CFG8 : CFG8
bits : 0 - 3 (4 bit)
access : read-write

CFG9 : CFG9
bits : 4 - 11 (8 bit)
access : read-write

CFG10 : CFG10
bits : 8 - 19 (12 bit)
access : read-write

CFG11 : CFG11
bits : 12 - 27 (16 bit)
access : read-write

CFG12 : CFG12
bits : 16 - 35 (20 bit)
access : read-write

CFG13 : CFG13
bits : 20 - 43 (24 bit)
access : read-write

CFG14 : CFG14
bits : 24 - 51 (28 bit)
access : read-write

CFG15 : CFG15
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPCCFGLR (GPCCFGLR)

AFIO_GPCCFGLR
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPCCFGLR AFIO_GPCCFGLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7

CFG0 : CFG0
bits : 0 - 3 (4 bit)
access : read-write

CFG1 : CFG1
bits : 4 - 11 (8 bit)
access : read-write

CFG2 : CFG2
bits : 8 - 19 (12 bit)
access : read-write

CFG3 : CFG3
bits : 12 - 27 (16 bit)
access : read-write

CFG4 : CFG4
bits : 16 - 35 (20 bit)
access : read-write

CFG5 : CFG5
bits : 20 - 43 (24 bit)
access : read-write

CFG6 : CFG6
bits : 24 - 51 (28 bit)
access : read-write

CFG7 : CFG7
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPCCFGHR (GPCCFGHR)

AFIO_GPCCFGHR
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPCCFGHR AFIO_GPCCFGHR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15

CFG8 : CFG8
bits : 0 - 3 (4 bit)
access : read-write

CFG9 : CFG9
bits : 4 - 11 (8 bit)
access : read-write

CFG10 : CFG10
bits : 8 - 19 (12 bit)
access : read-write

CFG11 : CFG11
bits : 12 - 27 (16 bit)
access : read-write

CFG12 : CFG12
bits : 16 - 35 (20 bit)
access : read-write

CFG13 : CFG13
bits : 20 - 43 (24 bit)
access : read-write

CFG14 : CFG14
bits : 24 - 51 (28 bit)
access : read-write

CFG15 : CFG15
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPDCFGLR (GPDCFGLR)

AFIO_GPDCFGLR
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPDCFGLR AFIO_GPDCFGLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7

CFG0 : CFG0
bits : 0 - 3 (4 bit)
access : read-write

CFG1 : CFG1
bits : 4 - 11 (8 bit)
access : read-write

CFG2 : CFG2
bits : 8 - 19 (12 bit)
access : read-write

CFG3 : CFG3
bits : 12 - 27 (16 bit)
access : read-write

CFG4 : CFG4
bits : 16 - 35 (20 bit)
access : read-write

CFG5 : CFG5
bits : 20 - 43 (24 bit)
access : read-write

CFG6 : CFG6
bits : 24 - 51 (28 bit)
access : read-write

CFG7 : CFG7
bits : 28 - 59 (32 bit)
access : read-write


AFIO_GPDCFGHR (GPDCFGHR)

AFIO_GPDCFGHR
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_GPDCFGHR AFIO_GPDCFGHR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15

CFG8 : CFG8
bits : 0 - 3 (4 bit)
access : read-write

CFG9 : CFG9
bits : 4 - 11 (8 bit)
access : read-write

CFG10 : CFG10
bits : 8 - 19 (12 bit)
access : read-write

CFG11 : CFG11
bits : 12 - 27 (16 bit)
access : read-write

CFG12 : CFG12
bits : 16 - 35 (20 bit)
access : read-write

CFG13 : CFG13
bits : 20 - 43 (24 bit)
access : read-write

CFG14 : CFG14
bits : 24 - 51 (28 bit)
access : read-write

CFG15 : CFG15
bits : 28 - 59 (32 bit)
access : read-write


AFIO_ESSR1 (ESSR1)

AFIO_ESSR1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AFIO_ESSR1 AFIO_ESSR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EXTI8PIN EXTI9PIN EXTI10PIN EXTI11PIN EXTI12PIN EXTI13PIN EXTI14PIN EXTI15PIN

EXTI8PIN : EXTI8PIN
bits : 0 - 3 (4 bit)
access : read-write

EXTI9PIN : EXTI9PIN
bits : 4 - 11 (8 bit)
access : read-write

EXTI10PIN : EXTI10PIN
bits : 8 - 19 (12 bit)
access : read-write

EXTI11PIN : EXTI11PIN
bits : 12 - 27 (16 bit)
access : read-write

EXTI12PIN : EXTI12PIN
bits : 16 - 35 (20 bit)
access : read-write

EXTI13PIN : EXTI13PIN
bits : 20 - 43 (24 bit)
access : read-write

EXTI14PIN : EXTI14PIN
bits : 24 - 51 (28 bit)
access : read-write

EXTI15PIN : EXTI15PIN
bits : 28 - 59 (32 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.