\n

USART

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :

Registers

USART_USRDR

USART_USRSIFR

USART_USRTPR

USART_IrDACR

USART_RS485CR

USART_SYNCR

USART_USRDLR

USART_USRTSTR

USART_USRCR

USART_USRFCR

USART_USRIER


USART_USRDR

USART_USRDR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRDR USART_USRDR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DB

DB : DB
bits : 0 - 8 (9 bit)
access : read-write


USART_USRSIFR

USART_USRSIFR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRSIFR USART_USRSIFR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDNE OEI PEI FEI BII RXDR RXTOF TXDE TXC RSADDE CTSC CTSS

RXDNE : RXDNE
bits : 0 - 0 (1 bit)
access : read-write

OEI : OEI
bits : 1 - 2 (2 bit)
access : read-write

PEI : PEI
bits : 2 - 4 (3 bit)
access : read-write

FEI : FEI
bits : 3 - 6 (4 bit)
access : read-write

BII : BII
bits : 4 - 8 (5 bit)
access : read-write

RXDR : RXDR
bits : 5 - 10 (6 bit)
access : read-write

RXTOF : RXTOF
bits : 6 - 12 (7 bit)
access : read-write

TXDE : TXDE
bits : 7 - 14 (8 bit)
access : read-write

TXC : TXC
bits : 8 - 16 (9 bit)
access : read-write

RSADDE : RSADDE
bits : 9 - 18 (10 bit)
access : read-write

CTSC : CTSC
bits : 10 - 20 (11 bit)
access : read-write

CTSS : CTSS
bits : 11 - 22 (12 bit)
access : read-write


USART_USRTPR

USART_USRTPR
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRTPR USART_USRTPR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXTOC RXTOEN TG

RXTOC : RXTOC
bits : 0 - 6 (7 bit)
access : read-write

RXTOEN : RXTOEN
bits : 7 - 14 (8 bit)
access : read-write

TG : TG
bits : 8 - 23 (16 bit)
access : read-write


USART_IrDACR

USART_IrDACR
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_IrDACR USART_IrDACR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IrDAEN IrDALP TXSEL LB TXINV RXINV IrDAPSC

IrDAEN : IrDAEN
bits : 0 - 0 (1 bit)
access : read-write

IrDALP : IrDALP
bits : 1 - 2 (2 bit)
access : read-write

TXSEL : TXSEL
bits : 2 - 4 (3 bit)
access : read-write

LB : LB
bits : 3 - 6 (4 bit)
access : read-write

TXINV : TXINV
bits : 4 - 8 (5 bit)
access : read-write

RXINV : RXINV
bits : 5 - 10 (6 bit)
access : read-write

IrDAPSC : IrDAPSC
bits : 8 - 23 (16 bit)
access : read-write


USART_RS485CR

USART_RS485CR
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_RS485CR USART_RS485CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TXENP RSNMM RSAAD ADDMATCH

TXENP : TXENP
bits : 0 - 0 (1 bit)
access : read-write

RSNMM : RSNMM
bits : 1 - 2 (2 bit)
access : read-write

RSAAD : RSAAD
bits : 2 - 4 (3 bit)
access : read-write

ADDMATCH : ADDMATCH
bits : 8 - 23 (16 bit)
access : read-write


USART_SYNCR

USART_SYNCR
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_SYNCR USART_SYNCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLKEN CPS CPO

CLKEN : CLKEN
bits : 0 - 0 (1 bit)
access : read-write

CPS : CPS
bits : 2 - 4 (3 bit)
access : read-write

CPO : CPO
bits : 3 - 6 (4 bit)
access : read-write


USART_USRDLR

USART_USRDLR
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRDLR USART_USRDLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BRD

BRD : BRD
bits : 0 - 15 (16 bit)
access : read-write


USART_USRTSTR

USART_USRTSTR
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRTSTR USART_USRTSTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LBM

LBM : LBM
bits : 0 - 1 (2 bit)
access : read-write


USART_USRCR

USART_USRCR
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRCR USART_USRCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MODE TRSM HFCEN URTXEN URRXEN TXDMAEN RXDMAEN WLS NSB PBE EPE SPE BCB RTS

MODE : MODE
bits : 0 - 1 (2 bit)
access : read-write

TRSM : TRSM
bits : 2 - 4 (3 bit)
access : read-write

HFCEN : HFCEN
bits : 3 - 6 (4 bit)
access : read-write

URTXEN : URTXEN
bits : 4 - 8 (5 bit)
access : read-write

URRXEN : URRXEN
bits : 5 - 10 (6 bit)
access : read-write

TXDMAEN : TXDMAEN
bits : 6 - 12 (7 bit)
access : read-write

RXDMAEN : RXDMAEN
bits : 7 - 14 (8 bit)
access : read-write

WLS : WLS
bits : 8 - 17 (10 bit)
access : read-write

NSB : NSB
bits : 10 - 20 (11 bit)
access : read-write

PBE : PBE
bits : 11 - 22 (12 bit)
access : read-write

EPE : EPE
bits : 12 - 24 (13 bit)
access : read-write

SPE : SPE
bits : 13 - 26 (14 bit)
access : read-write

BCB : BCB
bits : 14 - 28 (15 bit)
access : read-write

RTS : RTS
bits : 15 - 30 (16 bit)
access : read-write


USART_USRFCR

USART_USRFCR
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRFCR USART_USRFCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TXR RXR TXTL RXTL TXFS RXFS

TXR : TXR
bits : 0 - 0 (1 bit)
access : read-write

RXR : RXR
bits : 1 - 2 (2 bit)
access : read-write

TXTL : TXTL
bits : 4 - 9 (6 bit)
access : read-write

RXTL : RXTL
bits : 6 - 13 (8 bit)
access : read-write

TXFS : TXFS
bits : 16 - 35 (20 bit)
access : read-write

RXFS : RXFS
bits : 24 - 51 (28 bit)
access : read-write


USART_USRIER

USART_USRIER
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

USART_USRIER USART_USRIER read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RXDRIE TXDEIE TXCIE OEIE PEIE FEIE BIE RSADDIE RXTOIE CTSIE

RXDRIE : RXDRIE
bits : 0 - 0 (1 bit)
access : read-write

TXDEIE : TXDEIE
bits : 1 - 2 (2 bit)
access : read-write

TXCIE : TXCIE
bits : 2 - 4 (3 bit)
access : read-write

OEIE : OEIE
bits : 3 - 6 (4 bit)
access : read-write

PEIE : PEIE
bits : 4 - 8 (5 bit)
access : read-write

FEIE : FEIE
bits : 5 - 10 (6 bit)
access : read-write

BIE : BIE
bits : 6 - 12 (7 bit)
access : read-write

RSADDIE : RSADDIE
bits : 7 - 14 (8 bit)
access : read-write

RXTOIE : RXTOIE
bits : 8 - 16 (9 bit)
access : read-write

CTSIE : CTSIE
bits : 9 - 18 (10 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.