\n

DAC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1000 byte (0x0)
mem_usage : registers
protection :

Registers

DAC_DACCFGR (DACCFGR)

DAC_DAC0CR (DAC0CR)

DAC_DAC0DHR (DAC0DHR)

DAC_DAC0DOR (DAC0DOR)

DAC_DAC1CR (DAC1CR)

DAC_DAC1DHR (DAC1DHR)

DAC_DAC1DOR (DAC1DOR)


DAC_DACCFGR (DACCFGR)

DAC_DACCFGR
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DACCFGR DAC_DACCFGR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MODE

MODE : MODE
bits : 0 - 0 (1 bit)
access : read-write


DAC_DAC0CR (DAC0CR)

DAC_DAC0CR
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DAC0CR DAC_DAC0CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DACEN DACRES DON DBON VREFSEL

DACEN : DACEN
bits : 0 - 0 (1 bit)
access : read-write

DACRES : DACRES
bits : 2 - 4 (3 bit)
access : read-write

DON : DON
bits : 6 - 12 (7 bit)
access : read-write

DBON : DBON
bits : 7 - 14 (8 bit)
access : read-write

VREFSEL : VREFSEL
bits : 14 - 29 (16 bit)
access : read-write


DAC_DAC0DHR (DAC0DHR)

DAC_DAC0DHR
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DAC0DHR DAC_DAC0DHR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DAC0DATA

DAC0DATA : DAC0DATA
bits : 0 - 27 (28 bit)
access : read-write


DAC_DAC0DOR (DAC0DOR)

DAC_DAC0DOR
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DAC0DOR DAC_DAC0DOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DAC0DOUT

DAC0DOUT : DAC0DOUT
bits : 0 - 11 (12 bit)
access : read-write


DAC_DAC1CR (DAC1CR)

DAC_DAC1CR
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DAC1CR DAC_DAC1CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DACEN DACRES DON DBON VREFSEL

DACEN : DACEN
bits : 0 - 0 (1 bit)
access : read-write

DACRES : DACRES
bits : 2 - 4 (3 bit)
access : read-write

DON : DON
bits : 6 - 12 (7 bit)
access : read-write

DBON : DBON
bits : 7 - 14 (8 bit)
access : read-write

VREFSEL : VREFSEL
bits : 14 - 29 (16 bit)
access : read-write


DAC_DAC1DHR (DAC1DHR)

DAC_DAC1DHR
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DAC1DHR DAC_DAC1DHR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DAC1DATA

DAC1DATA : DAC1DATA
bits : 0 - 11 (12 bit)
access : read-write


DAC_DAC1DOR (DAC1DOR)

DAC_DAC1DOR
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DAC_DAC1DOR DAC_DAC1DOR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DAC1DOUT

DAC1DOUT : DAC1DOUT
bits : 0 - 11 (12 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.