\n
address_offset : 0x0 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :
Product Life-cycle Control Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STAGE : Life-cycle Stage Update Bits
Bits to update PLM stage. All bits can be set to one but cannot be cleared to 0.
Other value will be ignored.
bits : 0 - 2 (3 bit)
access : read-write
Enumeration:
#001 : 1
progress to OEM stage
#011 : 3
progress to Deployed stage
#111 : 7
progress to RMA stage
End of enumeration elements list.
WVCODE : Write Verify Code
The code is 0x475A for a valid write to this register.
bits : 16 - 31 (16 bit)
access : read-write
Product Life-cycle Status Register
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
STAGE : Life-cycle Stage (Read Only)
Indicates the current stage of PLM.
bits : 0 - 2 (3 bit)
access : read-only
Enumeration:
#000 : 0
Vendor Stage
#001 : 1
OEM Stage
#011 : 3
Deployed Stage
#111 : 7
RMA Stage
End of enumeration elements list.
DIRTY : DIRTY Bit (Read Only)
Indicate the life-cycle stage has been progressed after last cold-reset. Value of STAGE bits is not Current stage of PLM. It needs a cold reset to make it work.
bits : 8 - 8 (1 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.