\n

DAC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x108 byte (0x0)
mem_usage : registers
protection :

Registers

DAC00CTR

DAC01CTR

DACP1CTR

DACP1DR

DAC01DR

DAC10CTR

DAC10DR

DAC11CTR

DAC11DR

DAC00DR

DAC20CTR

DAC20DR

DAC21CTR

DAC21DR

DAC30CTR

DAC30DR

DAC31CTR

DAC31DR

DAC40CTR

DAC40DR

DAC41CTR

DAC41DR

DACV00CTR

DACV00DR

DACV01CTR

DACV01DR

DACV02CTR

DACV02DR

DACV1CTR

DACV1DR

DACV2CTR

DACV2DR

DACP0CTR

DACP0DR


DAC00CTR

DAC00 Co00trol Register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC00CTR DAC00CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC01CTR

DAC01 Co01trol Register
address_offset : 0x10 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC01CTR DAC01CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DACP1CTR

DACP1 Co1trol Register
address_offset : 0x100 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACP1CTR DACP1CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON OE __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

OE : Output control to DAOTn pin
bits : 1 - 2 (2 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 2 - 9 (8 bit)
access : read


DACP1DR

DACP1 I1put Data Register
address_offset : 0x104 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

DACP1DR DACP1DR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BUF __reserve0

BUF : Set the input data which performs D/A conversion by DACPn.
bits : 0 - 9 (10 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 10 - 25 (16 bit)
access : read


DAC01DR

DAC01 I01put Data Register
address_offset : 0x14 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC01DR DAC01DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC10CTR

DAC10 Co10trol Register
address_offset : 0x20 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC10CTR DAC10CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC10DR

DAC10 I10put Data Register
address_offset : 0x24 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC10DR DAC10DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC11CTR

DAC11 Co11trol Register
address_offset : 0x30 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC11CTR DAC11CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC11DR

DAC11 I11put Data Register
address_offset : 0x34 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC11DR DAC11DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC00DR

DAC00 I00put Data Register
address_offset : 0x4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC00DR DAC00DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC20CTR

DAC20 Co20trol Register
address_offset : 0x40 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC20CTR DAC20CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC20DR

DAC20 I20put Data Register
address_offset : 0x44 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC20DR DAC20DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC21CTR

DAC21 Co21trol Register
address_offset : 0x50 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC21CTR DAC21CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC21DR

DAC21 I21put Data Register
address_offset : 0x54 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC21DR DAC21DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC30CTR

DAC30 Co30trol Register
address_offset : 0x60 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC30CTR DAC30CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC30DR

DAC30 I30put Data Register
address_offset : 0x64 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC30DR DAC30DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC31CTR

DAC31 Co31trol Register
address_offset : 0x70 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC31CTR DAC31CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC31DR

DAC31 I31put Data Register
address_offset : 0x74 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC31DR DAC31DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC40CTR

DAC40 Co40trol Register
address_offset : 0x80 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC40CTR DAC40CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC40DR

DAC40 I40put Data Register
address_offset : 0x84 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC40DR DAC40DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DAC41CTR

DAC41 Co41trol Register
address_offset : 0x90 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC41CTR DAC41CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DAC41DR

DAC41 I41put Data Register
address_offset : 0x94 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DAC41DR DAC41DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DACV00CTR

DACV00 CoV00trol Register
address_offset : 0xA0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV00CTR DACV00CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DACV00DR

DACV00 IV00put Data Register
address_offset : 0xA4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV00DR DACV00DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DACV01CTR

DACV01 CoV01trol Register
address_offset : 0xB0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV01CTR DACV01CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DACV01DR

DACV01 IV01put Data Register
address_offset : 0xB4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV01DR DACV01DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DACV02CTR

DACV02 CoV02trol Register
address_offset : 0xC0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV02CTR DACV02CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DACV02DR

DACV02 IV02put Data Register
address_offset : 0xC4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV02DR DACV02DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DACV1CTR

DACV1 CoV1trol Register
address_offset : 0xD0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV1CTR DACV1CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DACV1DR

DACV1 IV1put Data Register
address_offset : 0xD4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV1DR DACV1DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DACV2CTR

DACV2 CoV2trol Register
address_offset : 0xE0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV2CTR DACV2CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 1 - 8 (8 bit)
access : read


DACV2DR

DACV2 IV2put Data Register
address_offset : 0xE4 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACV2DR DACV2DR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 BUF

BUF : Set the input data which performs D/A conversion by DACn.
bits : 0 - 7 (8 bit)
access : read-write


DACP0CTR

DACP0 Co0trol Register
address_offset : 0xF0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0

DACP0CTR DACP0CTR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 ON OE __reserve0

ON : Operation control of D/A converter
bits : 0 - 0 (1 bit)
access : read-write

OE : Output control to DAOTn pin
bits : 1 - 2 (2 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 2 - 9 (8 bit)
access : read


DACP0DR

DACP0 I0put Data Register
address_offset : 0xF4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

DACP0DR DACP0DR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BUF __reserve0

BUF : Set the input data which performs D/A conversion by DACPn.
bits : 0 - 9 (10 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 10 - 25 (16 bit)
access : read



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.