\n

CMP

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x48 byte (0x0)
mem_usage : registers
protection :

Registers

CMP0CTR

CMP1CTR

CMP1STR

CMP2CTR

CMP2STR

CMP3CTR

CMP3STR

CMP0STR

CMP4CTR

CMP4STR


CMP0CTR

Comparator 0 Co0trol Register
address_offset : 0x0 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP0CTR CMP0CTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN MD PW0 PW1 INV0 INV1 HYS0 HYS1 NF __reserve0

EN : Start of the comparator comparison
bits : 0 - 0 (1 bit)
access : read-write

MD : Operation mode setting
bits : 1 - 2 (2 bit)
access : read-write

PW0 : Operation of the CMPn0 comparator
bits : 2 - 4 (3 bit)
access : read-write

PW1 : Operation of the CMPn1 comparator
bits : 3 - 6 (4 bit)
access : read-write

INV0 : Selection of CMPn0 comparator detection polarity
bits : 4 - 8 (5 bit)
access : read-write

INV1 : Selection of CMPn1 comparator detection polarity
bits : 5 - 10 (6 bit)
access : read-write

HYS0 : CMPn0 hysteresis setting
bits : 6 - 12 (7 bit)
access : read-write

HYS1 : CMPn1 hysteresis setting
bits : 7 - 14 (8 bit)
access : read-write

NF : Selection of comparator output noise filter
bits : 8 - 19 (12 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 12 - 27 (16 bit)
access : read


CMP1CTR

Comparator 1 Co1trol Register
address_offset : 0x10 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP1CTR CMP1CTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN MD PW0 PW1 INV0 INV1 HYS0 HYS1 NF __reserve0

EN : Start of the comparator comparison
bits : 0 - 0 (1 bit)
access : read-write

MD : Operation mode setting
bits : 1 - 2 (2 bit)
access : read-write

PW0 : Operation of the CMPn0 comparator
bits : 2 - 4 (3 bit)
access : read-write

PW1 : Operation of the CMPn1 comparator
bits : 3 - 6 (4 bit)
access : read-write

INV0 : Selection of CMPn0 comparator detection polarity
bits : 4 - 8 (5 bit)
access : read-write

INV1 : Selection of CMPn1 comparator detection polarity
bits : 5 - 10 (6 bit)
access : read-write

HYS0 : CMPn0 hysteresis setting
bits : 6 - 12 (7 bit)
access : read-write

HYS1 : CMPn1 hysteresis setting
bits : 7 - 14 (8 bit)
access : read-write

NF : Selection of comparator output noise filter
bits : 8 - 19 (12 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 12 - 27 (16 bit)
access : read


CMP1STR

Comparator 1 Status Register
address_offset : 0x14 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP1STR CMP1STR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STR0 STR1 __reserve0

STR0 : Detection state of CMPn0
bits : 0 - 0 (1 bit)
access : read

STR1 : Detection state of CMPn1
bits : 1 - 2 (2 bit)
access : read

__reserve0 : 0 is always read out.
bits : 2 - 17 (16 bit)
access : read


CMP2CTR

Comparator 2 Co2trol Register
address_offset : 0x20 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP2CTR CMP2CTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN MD PW0 PW1 INV0 INV1 HYS0 HYS1 NF __reserve0

EN : Start of the comparator comparison
bits : 0 - 0 (1 bit)
access : read-write

MD : Operation mode setting
bits : 1 - 2 (2 bit)
access : read-write

PW0 : Operation of the CMPn0 comparator
bits : 2 - 4 (3 bit)
access : read-write

PW1 : Operation of the CMPn1 comparator
bits : 3 - 6 (4 bit)
access : read-write

INV0 : Selection of CMPn0 comparator detection polarity
bits : 4 - 8 (5 bit)
access : read-write

INV1 : Selection of CMPn1 comparator detection polarity
bits : 5 - 10 (6 bit)
access : read-write

HYS0 : CMPn0 hysteresis setting
bits : 6 - 12 (7 bit)
access : read-write

HYS1 : CMPn1 hysteresis setting
bits : 7 - 14 (8 bit)
access : read-write

NF : Selection of comparator output noise filter
bits : 8 - 19 (12 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 12 - 27 (16 bit)
access : read


CMP2STR

Comparator 2 Status Register
address_offset : 0x24 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP2STR CMP2STR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STR0 STR1 __reserve0

STR0 : Detection state of CMPn0
bits : 0 - 0 (1 bit)
access : read

STR1 : Detection state of CMPn1
bits : 1 - 2 (2 bit)
access : read

__reserve0 : 0 is always read out.
bits : 2 - 17 (16 bit)
access : read


CMP3CTR

Comparator 3 Co3trol Register
address_offset : 0x30 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP3CTR CMP3CTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN MD PW0 PW1 INV0 INV1 HYS0 HYS1 NF __reserve0

EN : Start of the comparator comparison
bits : 0 - 0 (1 bit)
access : read-write

MD : Operation mode setting
bits : 1 - 2 (2 bit)
access : read-write

PW0 : Operation of the CMPn0 comparator
bits : 2 - 4 (3 bit)
access : read-write

PW1 : Operation of the CMPn1 comparator
bits : 3 - 6 (4 bit)
access : read-write

INV0 : Selection of CMPn0 comparator detection polarity
bits : 4 - 8 (5 bit)
access : read-write

INV1 : Selection of CMPn1 comparator detection polarity
bits : 5 - 10 (6 bit)
access : read-write

HYS0 : CMPn0 hysteresis setting
bits : 6 - 12 (7 bit)
access : read-write

HYS1 : CMPn1 hysteresis setting
bits : 7 - 14 (8 bit)
access : read-write

NF : Selection of comparator output noise filter
bits : 8 - 19 (12 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 12 - 27 (16 bit)
access : read


CMP3STR

Comparator 3 Status Register
address_offset : 0x34 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP3STR CMP3STR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STR0 STR1 __reserve0

STR0 : Detection state of CMPn0
bits : 0 - 0 (1 bit)
access : read

STR1 : Detection state of CMPn1
bits : 1 - 2 (2 bit)
access : read

__reserve0 : 0 is always read out.
bits : 2 - 17 (16 bit)
access : read


CMP0STR

Comparator 0 Status Register
address_offset : 0x4 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP0STR CMP0STR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STR0 STR1 __reserve0

STR0 : Detection state of CMPn0
bits : 0 - 0 (1 bit)
access : read

STR1 : Detection state of CMPn1
bits : 1 - 2 (2 bit)
access : read

__reserve0 : 0 is always read out.
bits : 2 - 17 (16 bit)
access : read


CMP4CTR

Comparator 4 Co4trol Register
address_offset : 0x40 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP4CTR CMP4CTR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN MD PW0 PW1 INV0 INV1 HYS0 HYS1 NF __reserve0

EN : Start of the comparator comparison
bits : 0 - 0 (1 bit)
access : read-write

MD : Operation mode setting
bits : 1 - 2 (2 bit)
access : read-write

PW0 : Operation of the CMPn0 comparator
bits : 2 - 4 (3 bit)
access : read-write

PW1 : Operation of the CMPn1 comparator
bits : 3 - 6 (4 bit)
access : read-write

INV0 : Selection of CMPn0 comparator detection polarity
bits : 4 - 8 (5 bit)
access : read-write

INV1 : Selection of CMPn1 comparator detection polarity
bits : 5 - 10 (6 bit)
access : read-write

HYS0 : CMPn0 hysteresis setting
bits : 6 - 12 (7 bit)
access : read-write

HYS1 : CMPn1 hysteresis setting
bits : 7 - 14 (8 bit)
access : read-write

NF : Selection of comparator output noise filter
bits : 8 - 19 (12 bit)
access : read-write

__reserve0 : 0 is always read out.
bits : 12 - 27 (16 bit)
access : read


CMP4STR

Comparator 4 Status Register
address_offset : 0x44 Bytes (0x0)
size : 16 bit
access : read-write
reset_value : 0x0

CMP4STR CMP4STR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STR0 STR1 __reserve0

STR0 : Detection state of CMPn0
bits : 0 - 0 (1 bit)
access : read

STR1 : Detection state of CMPn1
bits : 1 - 2 (2 bit)
access : read

__reserve0 : 0 is always read out.
bits : 2 - 17 (16 bit)
access : read



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.