Embeetle, an IDE designed from scratch for embedded software developers.address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :
Timer Control and Status Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PSC : Pre-scale Counter
bits : 0 - 7 (8 bit)
access : read-write
CNTDATEN : Data Latch Enable
When CNTDATEN is set, TIMERx_CNT (Timer Data Register) will be updated continuously with the 24-bit up-counter value as the timer is counting.
bits : 16 - 16 (1 bit)
access : read-write
Enumeration:
#0 : 0
Timer Data Register update disable
#1 : 1
Timer Data Register update enable
End of enumeration elements list.
ACTSTS : Timer Active Status Bit (Read Only)
This bit indicates the counter status of timer.
bits : 25 - 25 (1 bit)
access : read-only
Enumeration:
#0 : 0
Timer is not active
#1 : 1
Timer is active
End of enumeration elements list.
RSTCNT : Counter Reset Bit
Set this bit will reset the timer counter, pre-scale and also force CNTEN to 0.
bits : 26 - 26 (1 bit)
access : read-write
Enumeration:
#0 : 0
No effect
#1 : 1
Reset Timer's pre-scale counter, internal 24-bit up-counter and CNTEN bit
End of enumeration elements list.
OPMODE : Timer Operating Mode
bits : 27 - 28 (2 bit)
access : read-write
Enumeration:
0 : 0
The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if INTEN is enabled) and CNTEN is automatically cleared by hardware
1 : 1
The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if INTEN is enabled)
2 : 2
Reserved
3 : 3
The timer is operating in continuous counting mode. The associated interrupt signal is generated when CNT = TIMERx_CMP (if INTEN is enabled) however, the 24-bit up-counter counts continuously without reset
End of enumeration elements list.
INTEN : Interrupt Enable Bit
If timer interrupt is enabled, the timer asserts its interrupt signal when the count is equal to TIMERx_CMP.
bits : 29 - 29 (1 bit)
access : read-write
Enumeration:
#0 : 0
Disable TIMER Interrupt
#1 : 1
Enable TIMER Interrupt
End of enumeration elements list.
CNTEN : Counter Enable Bit
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
#0 : 0
Stops/Suspends counting
#1 : 1
Starts counting
End of enumeration elements list.
Timer Compare Register
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CMPDAT : Timer Comparison Value
NOTE1: Never set CMPDAT to 0x000 or 0x001. Timer will not function correctly.
NOTE2: Regardless of CEN state, whenever a new value is written to this register, TIMER will restart counting using this new value and abort previous count.
bits : 0 - 24 (25 bit)
access : read-write
Timer Interrupt Status Register
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TIF : Timer Interrupt Flag
This bit indicates the interrupt status of Timer.
TIF bit is set by hardware when the 24-bit counter matches the timer comparison value (CMPDAT). It is cleared by writing 1.
bits : 0 - 0 (1 bit)
access : read-write
Timer Data Register
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CNT : Timer Data Register
When TIMERx_CTL.CNTDATEN is set to 1, the internal 24-bit timer up-counter value will be latched into CNT. User can read this register for the up-counter value.
bits : 0 - 23 (24 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.